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The design and implementation of a system which sends 
digital information over a cable TV network is described. 
The system transmits data including channel definition 
tables, pay-per-view information, and reprogramming dumps 
from the cable company's head-end to remote converter 
boxes over the same cable used to distribute the TV 
ch·annels. The tr:a_·n.-s.mi_tt.ed- sig-n·a·l oontains addre.s:sin_g· 
in-formation so that. :s·pe--cif ic remot.e ·receivers can b:e 
·a.-c.cessed independentl<y,. Er-r:or· deteot:.ior.1: codes are ·als·.o, 
The 'S-y-s:,tern t ·1· u 1 .. 1 z.e··s: dat.a ,rates µ.p to l 
of· 'a: ·!:ftandard TV .channe 1 . 
. . At this transmi$sidn. rate,. the 
t.ime it takes to: :c:y.c:le t.hrough all data in a :6_:5-,:p35: ·box: 
.. 
system is kept be.low '1.0 .-se.conds. Because· ·the·: .r:·ece:i.vEfr is 
. .. -·.··;, .-. .. , .. ',• ,;; .· . 
a consumer pro·du..ct;-, reliability an_d. low co.s.·t. 
·.1. 
,. 
.~. ,:- . .. . .. 
1. INTRODUCTION 
Cable television (CATV) is a rapidly growing industry 
which makes use of many electronic technologies. In its 
basic form, the primary goal of a CATV system is to relay 
.s.tandard television signals to customers who, for a fee, 
.can connect their televisions to a coaxial cable network. 
This. network originates at the o·able company and is 
····· .... ·_:i ·· .. d compr_. se 
. . - . . 
of the cab.·le, li,n:e splitters, and line· 
-~mp,lif.ie.rs: w.h·ich. :to.g_e.th.e-r de.li.·v-er· a. quality signal to .. the 
:~fnd: us·e.r. 
As· CATV systems. ·evtil.ved, cable op·e.·ra-t·ors: began t·o 
:F:or :ex.-a.mple-, c.a·bie. companies 
and presented' 
·s,.erv·i ce .. 
.. . : .· .-· .. • . -.. ·. 
.A-_lso, :s·:i:r1ce· a cable network i·s. a clos-e'd 
. .- . . . . . . . . 
·t'.o t.e.:.l"ev.i .. s:i·o:n t.ra:nsrri:i.s._sio.n,. many more channels ·c.o.uld be 
·C·u-s:to.me:r.s .. 
. . .. . . . . . ·' 
-advarrtage of the ext:ra. .chan:ne:l_s ·by s-:imply c-onn·ec.ti:rig thei.r 
order to re.al:ize th:i_.:s :f:·ea·ture. 
. . .. . .... '-~ 
>conve·r·t .. er. :boxes were de.v.eiope.:d .. 
A :c·o:averter box i:s c-on.necte:d pe:t;,:we:en· th·e cable an-d 
the user's television. In its original form, the 
converter box was used solely as a down-converter to tune 
in any CATV channel and output it on a predetermined 
channel (typically 2, 3, or 4). This allowed customers to 
view all of the av-ail:abl.e- cable channels. Now that cable 
companies had a box which intercepted the s·ignal entering 
I 
the customer's home, certain channels could· be scrambled 
' at the company's transmitter and then descrambled by the 
.c-.on·ve·rter box before being pas·sed on to the _customer's 
-telev-:ision .. 
. . 
.· ;· . · .. ,·. ·w1.thout descrambling, th_e~e.- ·chan,nels. produce 
.a Pi·ctu:r:e which rolls and break·s up =·50·-· . ' . that the 
tra:ns·rni.:tt·~-d image is almost impossible- to ·discern. The 
¢-u_-st:ome.r c.ould t.h.erefo:re choose whic-h .of these cha:nne.ls 
'th~-y wished t.o view and. ·then pay the cable o.pej:·ator-
-~o·cordingly. 
_p_a-y or :Premi:tlm 9har1r1el·s_-.. Even though t·oday 1 s cable~-ready 
•. 
te·J.evi:s:,io,n:•S a-re :ca:pc!1-ble. of tu·ning :the.· ful:L CATV ban_d-, 
c.a-b.l.e 
First, ··th:e· number of CATV 
,a Gu:stom.er wants to ·¢l1a-fl.g~: t-he premium c:hannels that thLe-y. 
••• 
,· 
are paying fo~, either the customer must bring th~ 
converter box back to the cable company to. be 
reprogrammed, or the cable company must send a service 
person to the customer's home. This is inconven..ient for 
the customer and costly for the cable company. Also, many 
customers do not want to ~~Y for continuous premium 
channel service but instead, wish to pay on a program by 
:P.·rogram: basis. This way the.: customer pays o.nl.Y fof those 
:Programs which a·r.e -vi.·.ewed .. 
·o'pe.ration. 
·T:h·is is kno.w.n .a-s .. PAY--PER-VIEW 
Secondly, when a t,e:iev.i .. si.on· .cb·a:n-n·e.l is received 1:tv 
the cable company, t:_he .-channe-.l: doe.·s not have to· 'b.~· 
·retr-ansm.i·tte:d :a·t t-he sam·e frequency t-hat it wa.s: recei ve:,-d: 
at.. ·T.he .c:a:b:l.e. o .. per-a:t·or .c·an p-lace the· chann.el at any of UP 
. . . . 
. . . . . . 
d:iffe·r·:ent ·f re·que.ncie··s: i-n the o,A.bl:e band. The 
. d :-'t t.un.e.· in:, no ·matter what: f·re_que.nc·Y it i:s loca.t-~d. a.t. 
the:: . .··. . .... ' .. var10.us :channels, cab::le 
operator c,c>,u:ld have w:ith respect to channe·l ~lacenie:nt i.s 
:·If the· o.perat.o·r· wi ... s.hes to ·.change 
0 
c:onverte:r- boxe_:s have. to ·b,e: reprogrammed accordi.n·gl.Y. 
~.· . 
.; 
t·.:.h··.' . e . ''. . 
.. - ..... 
transmit customer and channel information from the cable 
company to customer's converter boxes. By adding a 
microcomputer and assigning a unique address to each 
converter box, and utilizing the cable network as a data 
link, digital data and destination information may be 
transmitted on an unused channel from the cable company to 
receivers within the converters. The system which 
performs this operation is refeBred to as a CABLE 
INFORMATION DOWNLOADING SYSTEM or CIDS. With this 
information downloading capability, .a converter box n·O·· . :- : . : 
longer has to be ·a preset device ,in·ce it can .c::on:~t-:an"t_ly 
be reprogrammed ·directly from, the c·able ·com:pany 'W_it:hout 
any service calls. 
To a.lle.vi.at.e. -t:h:e .~r .. ob-lem of having to rec.a:1:1 
.c,.onve:rt.:er bo:x::e·s when ·cus·t:omers want to change services·, a 
.datab·as_:e of in.f o:rin:at.i:on· i:·s kept at th.e .. cable company ~ibich-. 
·sto:re..a wh.at se.rv.i·c·es each custo·mer ha·s: payed for and 
this information, which is referred 
to ~Js t.be ClJSTOMER :SE:RVICE SELECTI·QNS, may be qqeried an.d· 
u.pdated ·&.s d.e.sired by the cabl.e -O·J?e·rator. By ·repeatedly· 
·tir'ansmitting this 'information o.ve.r t·he. CIDS:, the converter 
box:e:s --~·~e ke.pt up to da.t.:e wj_t.b :respeot. to what services: 
·each 
. ,, .. . 
.q~.i:-s·:t:otne.r .shou.ld, b.e· r~ceiving .. Also, the ease with 
which a c.1.1.s·tomer' ~ service se:lections can be reprogrammed: 
~-llows tb.e .. c~bl~- operator to offer pay-per-view servi·ces 
·:(' 
s·ince pay channels can quickly and easily be descrambled 
for periods of time specified by the customer. 
To add flexibility to the placement of channels 
w-i·t:hi:n the CATV band by t·he cable operator, the database 
also includes information wh'ic·h defines· every .cnanne-1 
which is carried by ·the: cable. E·a.c:h. channe:l is 
characterized by the f requ-en\CY at whio:h .. it is l.ocat;e·d, the 
channel number that is used. wbe;n tu.ni.n.g· :that ·ch·anne-1 ,9fi 
the converter box, and whether it. ts a 'pa·y :c.hann·el .<in·d .. 
therefore scrambled. Thi:·s set o.f ·i.ri_fo.rmati.o-n is ref:erred 
to as the CHANNEL DEFINIT.I .. O.N T·:AB.LJt. If· the cable operator 
wishes to change,. -~.dd..,- or d:e·I.e:t·e .. a:ny channels, the new 
:cha·nnel defini ..tions m.~:y b:e. sent .. out to ·the cor1ve.rte.·r· boxes 
~o tha·t. cu-stomer s-erv_ice i-s not i.nter-rqpte(i. .. _ 
:f_.t;lf:o·rmat-ion .may o·e sent t.o. the: eonve·rt.e:r box.-e.s i·ncluding 
cotrnnands wh·i.c·h in,s·truc.t· the: co·n:v,e:rt.e:-r b:.ot t/<.> :.carry out 
' 
,. 
:~ __ p,ecifi-d f·unct-f.ons- .: 
. .... .. . .... 
·service· 
. 
·comp:J.~:int.s· or: q.ue,stio·-ns., i·t is' oft·en. diff icti"lt. f··or ·the· 
-c·aJ:>-le .p.-ers-one·l t-.o te·ll w)1ether ·the: conve·rtet :bo:x· :fs -n.ot. 
or the custome:r _is: not using· i.t-
'" 
Often 
. . .· . ' 
I 
::s·e:tvice peop,l_e are a:1.-spatqp.ed t'O: a 
location only to find that the dustomer is not correctly 
operating the converter box. To aid in these situations, 
commands can be sent to the converter box in question 
which force it to turn on and tune to a certain channel 
.. i.tregardless of its current state. These are referred to 
as FORCE TUNE COMMANDS. Speaking with the customer by 
p·.hone, the cable operator can discern if the equipment is 
connected :and Qperat!ng correctly or n.ot. There are two, 
.. 
types of ·foroe· tt2n·e c·ommands. A soft f.o·r:ce tune comma·nd 
wi.:1.1 
·cu:s.t.omer' :s :se,rvice· se:lections. A hard= :f o:rc·e tune command 
c:omman:ds= can. . . . . . . ' . ·user ,s 
A way to .inform. custom~r~ tha.·t ·ci. 'pay--p-e.r~view program 
is. ,.about to: b.egin .is to in9i,tld.e an audibl.e ·~larrn in the 
:c:onve·rt·er bt>xe:s:. A :command can ·th;~n be ~ent whi·ch. 
,referre.d t() as:· .ALARM :COMMAN·DS. 
·us.e.r:s from :m·is._s.ing progra.rns, ·that the.:y .have p·ayed to watch 
te:i·evi·s.ion .. 
·· .. : 
t·h·e _addition of· ~ c·lock to display the current time and ·to 
be used with time based features such as automatic turn on 
,, 
and turn off of the television. To save the expense of 
adding real time clock hardware to the converter box, the 
clock can be impl-emented in software:. To make this clock 
::aco:u.rate·,, either the oscillator driving the microprocessor 
must be accurately t.uned:, or the time of the clock must 
occasionally be c.or:rec .. ted. By sending T·IME: UPDAT.ES ·to 
each clock, th.e cirt~u·it-ry a-n·d labor n~eded t.o ·tune: t·he 
.. · .. . . . . . . 
:m.1·croproces.s·or· 
:a.cc:urate ,cl-ock 
. . .. . . ' two mo:re _.a·dvantages are :a.lso· 
B.eYon.d a-n 
:re:al-i z_ed'. 
Fir·s.t, 't.he user nev_e'.r h.as t·o set the cl9.ck·, si:n.ce thi·s: i~ 
done. -automatical_ly1 a:n,d sec.ondl.y., all C-lo·.c·ks will ',· _ .. 
a-utornati·c_·al_ l __ ·y·_·· ·and simuitaneou:-s:1.U'_ cha:11··-e -.T ,. . ... g for daylight 
savin@.'.s ·time- ..... 
C:on-s:a.&erin.g· ·-the: m·:any f\1n.ct.-io"ti·al .Pos·,s-i.b_i:li·t.i_·,es and 
. -:. 
;o:.omp_l-:~~:itie.s by :ad·diti·on .of· ·.a: 
t.o cbang~. ·the· ·p·-rogr:anunin·g· t,.t the. :"Jnicr.ocom·pute·.rs tn 
.. .. . 
.. ~~~r 
-o:o:nve-rte.r· ·b·ox,e:s;. Th:e. .~b:·:J.1 it:y t:·o. -µ_pdate: .receiver 
.. 
:softwar.e can a:dd ·g.re·at ·f_lexib:i.:Lity to the- ·:sys-t.em. J3y· 
:utilizing th.is: featur·e · . .. .. . .. .. ' qqnverter boxes may be: ..... 
:reprogrammed to :.c.or·respond w·i th software changes at: :the .- . _.. ·• 
head-end. .Als·o ,: new features and options may be· a..cided,. 
and recetv·e.-r -s·of.twa.re bllgs may be fixed. And, all- ·of: ·th:i-s 
I 
I 
i:a._· .pe:rformed from the head-end wi thou·t any service calls 
or the need to recall any converter boxes. This type of 
information transferal is referred to as SOFTWARE UPDATES. 
To keep the converter boxes up to date with current 
·tnf,·ormat-i-on 
.. ·. .·. . . . . ' the channel definition table, customer 
se-tvi'ce selections,: f:orce tune commands, alarm commands, 
t-·f.me updates' ~.n_:·d software updates, are repeatedly 
t·rlinsmi tted. ·to the system conver-ter· box:es by ·the CIDS. 
' 
'rhe ,amount ot ·t:i?Qe-- it takes to transmit one complet--e: cy-c:le 
.. or -CYCLE TIME' p:rese.nts.: two.. maj·.o~ 
c:on.ce:rns. . .F·. :· ····- t·· -·1~~ ·.,. 
- . 
·a converter box which j_·s b:e:_ing power.ad 
·up ~till ·not b·e.come operable un.til a-1.l -_o:f ·t'he info.rmation 
:-i.t: re:qµires ts: downloaded to it. Se.condly, updates :in the 
:s··ysten1 databas·e wi.11 not reach th-e·ir respecti v~- .re.:ce-iver·~-
·\l.1:ttil t·he.- tt·a:n·sm·i:s--s.ion cycle reaches tho·s.e -SJ?.ecif i-0· 
:sh_o.rt. c:vc<l.e time. More ~pecifically, it should not take 
:-~_ny longer t·han a few minutes to transmit a o-.ompl~te. cycle 
·and it i.$:l p:referable to have a cycle rat-~ qonsider.~:b.ly· 
less than- a. minute. however· mu-s:t·. :n.ot . ... . . ·. ... . , 
become so- short :that- the mic.r.op·ro,cess:or· :in the- r·eoeiver 1 1.s, 
·c:o_ns-tantly· re~_-ponding_ ·to· :m:ess-age:~ ·:an·d has 1-i·tt_le- time t·o 
._c-arry o:ut ·cthe.·r :func:t.io_n.s :P.'e:r·ta.infng t'<:> th¢. -copvet.ter l>ox: . 
. .. -· ' -
. . . . . ' 
T·herefore·,: ·_a eye-le rat.e of ·:ap:prox.im~t,~l.·y 1 ·t.o 1:5. s:econtl:s 
:proves·- t-c>' b:e. quite adequat~:. 
.. 
To attain a cycle· time of this length, the amount of 
digital data needed to represent the information to be 
transmitted should be kept small and the rate at which the 
data is transmitted should be kept high. For high data 
rates, a microprocessor does not operate fast enough to 
decode th.e incom.ing information. Therefore, if separate 
hardware is used in the receiver to decode the ·address 
information contained in each message, th~b Qnly that 
i.nformati.on that .is (fi .. t-e.c·t~d to that specifi·o ·receiver 
I 
wiJl b.e: p.a.s:s,.e.d ·t·o f)h.e microprocessor. 'ro· keep the 
tra:nsm·i•ssion .. . . . . . . .. . . fo·:rma.t .i~· chosen s·b that on.e 







. . ' . ' 
t·e·Ghni.que· 1nu.s.t be applied whlc.h ·wi.J.l re:$u.lt :i.,n .a signal 
. b·a·ndwi:·dth 
• 0 • • ' 
- • • '- - N of a 
s·t·anda.ra· CATV chan.n.e l . 
1te.ed:e·d:: to dernodu.late th.e si.gna·1 .must n.ot be, over:ly :ctom:pl.e~ . 
. n·~·c .. e·s:s.ary to· m.R·ke.: 'the system perform well. 
. Currently, ·.a ·.cromplete cable information d-.o.wn'loading 





system is shown in figure 1-1. It consists of a 
CONTROLLER, ENCODER, and MODULATOR at the head-end, and a 
microprocessor based converter box including a DEMODULATOR 
and DECODER at the receiving end . :Thf·s thesis describes 
. . 
·t-he- development of the subsystem consis·t,fri,g ·of the encode . .r-
_from the head-end~ and the decoder, ~hd ~i~rocomputer from 
t·he recei vin:g; end. The design: of :this subsystem, 
.including -solving the prob_l.enis, d·::Ls-c:ussed . •· ,• . . . . ~ ' ... above, i.s 
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2. SYSTEM DESCRIPTION 
The function of the CIDS is to transmit information 
·ov.er an existing CATV network to remote receivers 
contained within customer's cable converter boxes. The 
·transmitted inf·o .. rmation is derived from a database· 
... · ' 
.m.ai·ntained a.t th·e ca.ble company's head-e.nd and. v·ari·OUS' 
r,a'itdorn .c.omma:nd·s: entered by the c:a,bile: operators . One 
c.omp.let·e transmitted cycle of :thi·s ·i.nf··_ormation i:s .referred 
to a·s a FRAME . 
b'e :Cap~:(lred. by the demodul-a·t-:i.On :an'd de:_coding hardwar:e. i·n: 
' . . 
t.-h.e receivers .. 
2·.-,.l T:HE HEAD-END 
The. c·ontr.ol.l.er· is., 
d·ata. 
-.. . . . . 
S•t·ored .. 
by th.e ·co.ntro.l le·r .. 
th::e: c_a:b.-1.e c:ompan}' o];)era.tors. ·T.he. ·buJLk .of th:is: data.ba.se: i:s 
'inf orm·a:tiLo.n .. A.ls.o, 
·'Fh.e se,cond r:espon-s:.i.bi.:l,it,y O'f. the con.troller is to pass 
l.3 
i 
this database information to the encoder in a cyclic 
fashion so that it may be sent to the converter box 
receivers. Finally, the controller must accept inputs 
fj:-om the operators, such as force tune commands, and blend 
rand'om c·9tnina.nds into the frame 
·W'i.1.1 
... - ~ . ' .. 





·rrr:l.crocomputef ·,: Ef~:r·l:·~s: ·'of networked microcomputers, or a 
.niti_l ti-user mi:_ni~.compu.£¢.,r depending on the size of ,the· 
softw.are .. 
·- . ' . : . . . . . . . ;,~ . '.- .. 
st.r.-eam ,af 
. . ·... . ... 
. .. 
The: encod:·er ,-
. - - -- . . .. -- -. -· J. c.o·nvert,e<r ... ,, _- - -· -. . ' - - •. J 
T-he .e.nc.·od-~.r- :rn·u.st 
al:s.o insert whateve:r· s:Y.nch.rO'niz·at:io.n i-nf·o·rm:ati,on ._i_f:1 n~ed~d 
-:maJt -be der.ive.d ·by the decoa·e:r· ·in the· receiver .. 
Th:e rno.d.ula:t-or takes ·t:h.e· a·,ig_it:a·1 waveform :ie11:er..a.ted: 'b.y 
the- .en.c,o,_d·e:r :"and :modul-ate.s a.n .:RF car·r:i.e.r .f.reque-n::c __ y s .. o that· 
the· ·f,n·f·.orm·a-ticln •.ca·n be se.nt. ove·:r the .cab::l.e :utilizing a 
·stari:-da·rd: 
. . ' . ' 
·6· '. Mhz bandwidth, CATV 
this, the mo·dulator uses, .a, :pu,lse amplitude moclu.l.ati.on: 




the required bounds. The modulator alsb: includes an 
impedance matched amplifier used to dri:ve the 75 ohm. 
characteristic impedance of the cable. 
2-. 2 THE· RECE.IVING UNIT 
A receiving·unit is located in·every converter bbX 
,and- .. 15 composed of ·a demodulator, decoder, and. 
m=.ic·pqoomputer. The demod=u;l--ator :arnpli,f ies the intormati.on 
c·a.r.ry·ing PAM RF signal and demodulates it back t.6 the 
original digital waveform :cr.e·.at:e-d by· t:·h·e. :enco.d:er ·at the 
head-end. Thiq signal is: t::h:en passed .on to th.e: ·decoder. 




... ' :·.-.. 
an.d: 
.. · .-.. .·: .... 
d.ec,o.de:.r wi·t·h ·the'. dat .. a. .pr-odu.-ce.d ·b:y· the 
this :.re-spect, 
4-8 b:i-t ·ser.-ial ·t.o· 
. . . . 
i,t. f·unctions ·1: .·• .. :k· ·_ .... ·.-·1:. e· a 
pa:-r.al l:el '.convert:er .. 
. . . . .. ' .- ; . . . ; 
After- ·g ·m:e-ssage is ·1.at·:ched in .. , ·the d.e:c:ode..r c:heck·s· ·t.o s_~e . 
• I 
,• 
dJ)es ·this by checki.n.g ·the .addressing in:format-ion ··i·n· •· -... 't_···..:h··_ e···· · .. . ., .. .;. -
at: this poi-.nt .. 
ad_dre-ss matches that of the ·r·ec·eiver = .. .. . . . . .. ,. the: 
mi·c:ro.pr·o·ce~~'o.r· ts interrupted: a·nd the. me.ss:age :i:s. p:a.s-s·ed to 
, : .. 
1·:5-:·:- -:_· :_.: 
.it. Otherwise the me.ssage is ignored and the next message 
is latched in and similarly decoded. 
decoder are fully described in chapter 4. 
. 
The encoder and 
The microcomputer, including the microprocessor, RAM, 
:_ROM, fnterf acing circuitry, and vari:ous logic, performs 
-,... . 
:a1·1 o.f· t-he· control-.li,n_g f:-un·cti.ons in the converter box . 
• 
·The microcomputer :s·p_end .. s ·the majority of its time 
performing various f\1nct:1ro.n-s ,s.-uch as se:i,:-yicing the infra-~ 
red remote control;. u;pd·at:in-g the disp:lay.-; and: carrying out 
·When i·11t:e:ri.:-µ..-p.ted by the 
decoder, the mi,i_qro:p.ro.oe-~sor halts it.~ curre.nt :op_e·r·a.t·ion 
a-n.d- reads in th~ me,:_s,s.age latched .into ·the ·decode:r:. The 
·message is t-he.:ri . tnterpreted :and t.he. nec·e.s:sary action 
:16. 
I 
-~ ., .DATA TRANSMISSION FORMATS 
As discussed in chapter 2, the CIDS controller 
repeatedly creates and passes frames of information to the 
encoder to be transmitted over the cable system. The 
channe.l definition table and customer service selections 
·c·ontained in the head-end database are combined together 
·with force tune and alarm commands, time information, and 
software updates into a serial stream of data. 
·is then tr-an.S.ini·tt-ed_ to all. converter box:e~·. 
t'h:e re.ceiv·e:r.s must be p.·roduc.ed in 1 · ·· ··- ·· : a_rg~: 
low· ·as 
- .... qU.:ant·i.t·:v ,. 
po:ssible. Overall. s:Y·.st.em. ·compiexit.·Y ,_ and therefore :co·st; 
:.i·s· kep.t: d·own by quant:izing· th·.e :s·trearn .of i;nf·ormation being 
:se.n·t to the 0conv.erte.r· b·oxEts i.nto-. dis_crete, '48 bit MESSAGES. 
Thi.s .s.·1m·_p.·!ifie.s the, re.c.-ei.ver :ha.rdwa.r·e since a single 
s:i·x .differe;nt types of i·nformatioP.. 
or frame:, 
or·gan·.izati:on .. i~ d.-isc-uss,ed f:urther :in section· ,3. 3-. 
. . . ' . . . . . . . '· ·. . . . -
.The 
heaa·~e-nci' :co.nt,ro.lle:r· repe.atedly tr.an.smit·s t·he.s·e· f:r.arnes so 
. . . . 
th,at t,he conve.:rter boX.e.s a.lway.s have. t.h~ .latest availab':l~e· 
inf·o,rrnat.i.on ., :The .. leng.t}i: or time 't.h-at it takes to tr:c,ns.·mit 
:on.e f r··ame i:s ke.pt short: enough so thijt the convert:er b.o·xes 
. . . 
w..i.11 q-u·ickl_y re·~pon·d- ·to dat·a ¢.ha.:r1g.~s and comm·an:ds sen:t-
·1.···7· . . 
J 
i ·~ 
from the head-end. Therefore, a. message fo-rmat is chosen 
which is just large enough to cp~vey all six types of 
·information. 
3 . 1 MESSAGE TYPE·s 
Some tr'ti:1tsn1i tted information· :i:;s· common to 
c..onverter boxe's· and can the ref ore be sent to -ev·e,ry 
... 
location si·mt.t"l.ta.n:eou~lY:· Thi·s si-111-u'ltaneous df:s_tri·butfo,n . 
.. 
gr,ea-tly· red.uces infc,-rmation redundancy and therefore- the·· 
amount .o.f. -t.i·me it takes to transmit-
. . . . . . . a A 
·to·: as a :SYSTEM MES.SAGE . 
by a: me~rsi1_ge wh.ioh :inclu.des an address.:. Thi.s: type of. 
one· l~Q~.: ·m~·ssage ;is .se·nt to ev.ery· rece-iver· dt1-ri:r1:_g .ea:ch 
' 
. \ 
c.yql:e. .3~--1 .list.s the different 
. . .. 
ty-pe.s. .of· 
. ... 
ip_f:c>rma.tion whi."C~h ·ar:e transm.·i t"te_d: b:y· the CIDS and how that: 
3. :2 TRANSMISSION MESSAGE FORMA:Ts-
·In order to send th-i·s .inf.orma,tf)jn,. the ·4-:8- ·bit ·f:orm:a-t 
'.. . . ·-, . 
E.fhown·. :in. .figure 3--2( a,) was: :c'hosen:. ·Th.i.s: i.:s·. . .. . .·. . . .. ' i .ge:-ne·r-:J. c 
I. System messages (all boxes) 
A. Time information 
B. Channel definition table 
1. Displayed channel 
2. Actual channel 
l 
3. Pay/ no pay status 
C. Software updates 
II. Box messages (specifically addressed boxes) 
A. Service selection information 
B. Command messages 
1. Force tunes 
a. Hard force tune 
b. Soft force tune 
2. Alarm functions 
FIGURE 3-1 : MESSAGE DATA ASSIGNMENT 
19 
, 
:xxxxxxxx xxxxxxxx:xxxx:xxxx xxxxxxxx 
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:11111111 11111111:0010:AAAA DDDDDDDn:cccccccc: 








:AAAAAAAA AAAAAAAA:0000:EEEE EEEEEEEE EEEEEEEE:cccccccc: 
I I I I I I I I box address :type: parameters :checksum: 
(e) 











:AAAAAAAA AAAAAAAA:0010:xxxx xxxxxxxx DDDDDDDD:cccccccc: 
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messages and box messages. A message consists of four 
parts; a destination address, a command type specifier,, 
command parameters, and a checksum. 
The destination address consists of 1S bits and can 
:uniquely address 65, 536 boxes. A system message is 
4efined as having an address of 65,535 or $FFFF. When all 
box address bits are set to 1, all receivers will respond 
to the message. The reason that an address of all ones is 
used to denote a isystem message is that the probability of 
a bit ·error causing a .false system message is lower than. 
if ~ si~gle bit was used. If the sixteen bit address is. 
:conti·nuall·y scannin~ t.h:ro·µgh .all possible addresses, then 
an average of eig.ht- of tb~- ·si-xteen bi ts will be z:·_e:ros, .. 
The probability th.at eight. bits .. -w-ill. be recei.ved as o:nes·, 
whe-n.. transmitted a:s z-ero~ i_s e·qua-·1 to t·he: prob·a:bi.lfty·· of 
t:h.e s.:~·me error ,occuri,n:~-- on ~ s·.in:gle ba.t mult·i·pli·.ed. -by· 
zero being· receiv.ed. a~ a: one 'is· one i_n :a: ·t-housa·nd· . . . . .. , then 







in t~~ to ·the.- twenty fq~rth power. 
s:_i·gn!:f icant improvern:e:n.t ... 
T·h! s is :gui:t.e:. a. 
The next ·4 bits _sp.ecify the ·me$sa-ge type .. Thi·s: . ... '. . 
beElXi: sent t'.o 
.. ac,co·.rdingly. Since 
so 
.... 
the-. .r-ecei ver may 
.f.c>llr bi'.ts are used · 




'interpret .•. t··. :1.·.·.· 






up tb sixteen different types of bo~ ··messages and. 
.. 
sixteen different system messages. 
The 20 bits following the message type contain t.be: 
parameters or data being conveyed by the message. T·here 
is no standard data format for how information is stored 
i.n these bi ts., since. E3ach message type· ut.ilize.s t,}1.¢m: 
The las·t· 8. b.i t:s· _,are .a .checksum useg: t,o dete·ct· :b.it: . •:, . . ., 
errors should they occu-r· d:·uring the transmission l)roce·ss: .. 
This byte -is set to ·whatever value will make the sum :·of 
the ·six: mes.sag~- b,y·t.es equal zero ( considering an 8 bJ.t· 
s.u.m). A·fter· r:e¢·¢-i.ving the message, the conlputer in: ··th·e 
non-:zetr·o r.e·sct.ll.t occurs. 
c·urrently, there ar'~- :s.even different ty_J;>"e:~ of· 
:messages wh,i:c .. h are bei.ng µ·~'ed in the CIDS; thre:e· sy:st.e·n1 
messages an·d: f oµt bo,x· messages. 
e··acl1- ·me.:-s.s .. a_ge: f o,rm.at. 
3 . 2:. l C:HANN·E,L DEli'lN-I T·ION MESSAGES 
. ,,- . . ·. . . 
' - .. ·• .· .. . . . - -
. . . . . . 
. . . .. . ', -. . . . 
. . 
de:f:·in:iti,o:p :messa:ge -~ 
of the box ad:dre,s··a:. b·it:s are s·et- 't-o: J . 
d.ef ±ned a,s 0 .. 
-.. -~ ... 
channEtl-
The: typ~ ·numb:er i:s 
.. . 
. 
whether· t·his is. a. pay chan:n-e.l and is the.ref.ore s.·.c.tambled. 
Up to sixteen different types or combinations of 
scrambling may be used. The next eight parameter bits 
(D's) contain the displayed channel in standard binary 
form and the final eight (AJs) contain the actual channel 
also in binary form. 
checksum. 
The last eight bits (C's) are the 
3.2.2 TIME INFORMATION MESSAGES 
Figure 3-2(c) shows the format for a time information 
message. Again, since this is a system message, all of 
the address bits are set to 1. The type number is defined 
as 1. The first three parameter bits are not used and the 
fourth (A) denotes either AM (0) or PM (1). The next 
eight parameter bits (H's) contain the current hour in 
standard BCD form (tens digit in high nybble, ones digit 
in low nybble). The last eight parameter bits (M's) 
contain the current minute in the same form as the hour. 
3.2.3 SOFTWARE UPDATE MESSAGES 
Figure 3-2(d) shows the format for a software update 
' 
message. Each message carries the information to fill one 
memory location in the RAM of the receiver. All of the 
receiver address bits are set to 1 since this is also a 
system message. The type number is defined as 2. The 






address of the receiver RAM which is to be written to. An 
address of O will write to whatever base address is s~t in 
the firmware of the receiver. Since twelve bits are used, 
up to 4096 different bytes of memory may be altered. The 
l~~t eight parameter bits contain the data to be written 
3 .. :·2 •. 4 CHANNEL ENABLE MESSAGES 
Figure 3-2(e) shows the format for a dhannel enable 
.. rne .. s:·sage. Since th.is is a box m·essage, the sixteen box 
address bi ts (A's) ar-e- set accordingly. The type number 
is defined as 0 . :E·ac·h parameter bit (.E, s·) corresponds to 
. eit·her a sing-l·e ·ch:anne:l or to a group·· .o·f. cbanne.,:l.s .. If the 
) 
. . 
then that ch·an ..ne.l , 
3· ... :2 .. 5 .. HARD .. FORCE. TONE: ·MESSAGES 
·message;. ·T·he t,y..pe n:umber· is defined: a·-s 1. 
t·.wel·ve :par-ameter .bi-t.s· ar ..e .not· used: a-n.d the -lc1s:t· e,i:ght 
( D' s) .deno·te t.he d .. :ts .. p·l-·a:ved. ·ohan.ne·:·1. number to tu:ne to. Th·e 
·actual .cha.nne·I. numb.er j:s n,o.t. ne·e.de.d: s:ince thi:s information 
.fa. ·a·va,ila:ble. i,n- the cha.nnel def··init·.io:n table at the· 




3·. 2 . 6 SOFT FORCE TUNE MESSAGES 
. . 
Figure 3-2(g) shows the format for a soft force tune 
message. The type number is defined as 2. The rest of the 
message is identical to the hard force tune message. 
3_. 2.-- •. 7 AL~ MESSAGES 
Figure 3-2(h) shows the format for an alarm ~essage. 
The type n:umber is defined as 3. None of: the twenty 
parameter bi·ts need to be set since this message simpl:y 
tells th.e r:eceive_r to pe:rf·crm· it.s: ·pre-programmed alarm: 
sequence. 
:3 .. 3: ·TRANSM:I.SS:I ON FRAME FORMATS 
. . . ' . 
'':['he C'IDS controller .must re.,peat:e:d:ly 'd·eliver ::f,~-~me·s of 
.contains a .set of sy.·st·etn r.nes!3ages .carrying t·be c.hannel 
def·in·it·ion ·tabl·e and· t-ime_ u:pdat·e i-nformati.on,-. :and· -~ set of 
bqx me.s<sages -C:o:nt.ain:fng tl1e cus'torne·r .service se.l.ect·ions. 
S·Uch alarm c:ommands. . . . . . . . . . , and. 
The FRAME FORMAT defines haw the·se 
The -fram·e _fo:rmat depen·ds. p;ri.m-ari.l·y .on two factors-. 
:The, f"irs.t .i:s_ ·the. lerigth of· t.··irne ·it take:s to transmit a 
frame. The cycle rate will determine how many times a set 
of system messages will have to be sent during each frame . 
. For example, if it takes 10 minutes to transmit a frame, 
then 100 sets of system messages might be included. This 
' 
way, the channel definition table would be sent 
approximately every six seconds. The converter boxes 
could then default to tune the basic channels (2-13) until 
the customer service. selection information was rec.ei-ved .. 
:r·f, however, it takes 10 seconds to transmit a frame, only 
. . 
one set of sy~tem messages would be required per frame. 
It. would be ideal to transmit a frame as fast as 
P.Q-$sib:le, howe.v,e·r if the trans.mission rate .i-s too high,_ 
·th.ere will be c.omJ?li,catio.ns when tr-yin:g t·o modulate the 
·qata stream ·in.t·o t·be s:ta-ndard CAT:V channe:1 ·bandwidth. As: . . 
. . 
:mes:sa:ies. wi·l-1 ·be nee·.decl ,P.er :c.yc_le:, 5·0· te·l.e ..vi:sio-n channels.: 
wll.l be· ;i.rnplem.e-nt~.d:, and a,11 =6·5· ,-5:35 a·d-_d:res·s:able ·recei·ver 
d. f .. '• ... t '• :.·e_.1ni-·.1on _6:5,; 53.5 c.hanne:I. ·enable :b.ox 
.me:s:sage:s, a.n:d one time. -~pdat.e mes .. s-aige. 
:som.etimes :conta_.i:n. o·the:r rand.om types -of message·:s ,. howeve.r-, 
This brings the total 
·nurnbe.r o.f· :me··ss·a:ges: pe:r cy.c.le ·to 9'5,:5.3i5. ·+ 50 + 1. o.r 65,586. 
\ 
Since each message contains 48 bits, the total number of 
bits per cycle is 3,148,128. At a transmission rate of 1 
Mbits/sec, the average cycle time would be approximately 
3.15 seconds. This supports the assumption that only one 
s·et of system messages is needed per cycle since after 
powering up a receiver box, it will only take a maximum of 
slightly over three seconds before a-1.l -r.equired 
information is received. It also shows that the· number of 
random conu.n~nds per frame will be ·qui·te small since only 
:3:_. 5 seconds are available fo.r the operators to entet 
commands to t:he: c·ontro:ller. ·Th·e.re-fo.re, the 1 Mb·~t/sec 
transmission- r.c~lt·e is q.uJ>te a:defqU:a.:t,e :and: a slight reduction 
i~n the e.ffect.·ive· da-ta rate:, :.Q11:e· t:"a· the addition of 
~c:c.eptable. 
The 
box c·an resp·ond to: t,.he transrni tted ·nie·s-:s:ages .. If: a al. 
Mbi t/sec transmission ·r.at·e is ·use.d-, the:11 the 48 ·oi·t: 
messages will arri·ve: at· the receiver· app·raltimc;1tel:y· eve:ry 
.48 microse·c:o.nds {this ·will vary depending: on. the· amou:n.t of. 
·$Ynchr:oniza;t·ion· info.r.mat-ion added to·. ·the, sigp-~l). :A. 
t)rp'j;·o-a-·1 low· .c:os:.t. m·id.ro.processor ( 6·5·0.2·, .-z~.a·o ). .run-11ing at 1 
.}1flz: 1~r1·1·1 av·e_r,ag:.e· a·pproximately 2·. 5: ·maoh.ine ·:cycles_,- or. 2: .. :5. 
:01:iq:tos-~c-onds:,· :~e-r instructto.n. .At· t:h:is, r-a,t.·e.,._ .o-nl.y 4a.12·. ,5_. 
or about 19 instructions can be performed by the 
microprocessor between the arrival of each message. If 
two messages with equal destination addresses appear 
c,onsecuti vely in a frame, the interrupt routine used to 
read and store the messages must consist of no more than 
19 instructions so that the interrupt generated by the 
s.-.ec.o,nd message, and therefore the second message itself, 
.is not missed. To add more flexibility to the receiver 
·SO_'f tware, the frame is ar+a·nged so tha·t me5JS:ages wi,th ·the 
s:ame destinations never appear conse·qutive.ly. 
The .f .rame- format is shown in f.i_gure- 3-3. The :fr·aroe 
i::s- hea·ded by· a set of channel d-~-finitior1 ·messages. Sinc·e 
t·h-e.se are system messages, a,tid there·f·ore sent to every 
receiver, they are se~atated by -ohe o~ ·mb~e nul.l messages. 
The null messages simply ·consist of a·ll zero-:s and the 
number of nulls betweert system messages can be varied ~o 
SU.it the. rec:ei.ve·r s·oftware. .. ' . ·' . . ' . If needed, mu·lti.ple null 
. ,. 
-mes .. s-age:s c·:an ·be :in·s:e_rt~d: w.ith lit-tl.e affect on t:he time it 
·t.ake·s ·to. transm-i.t: a f·.r:arri-e .. 
. -. . .· . . .- . -. .- .· . . 
. . ·., 
.·o~ i:ng the exampl.e· a,bov_e , evert 
i:f 1,0 ,nu·11 ·me:ss::.aies wer.e: in.$.erte.d ·between e.ach :chann.·e,l 
-def i:_ni·t-io:,n _mea:sa.·ge., :the result- :would b:.e· a-n· :ex:tra 50:o 
message-s {·5.0 c.-h:ann·els time·s l-0 null messa-ge,s:J. 
:-f .r:11rne. al·read·y ·c:on·:si.st~ o.:f 65, 586 messages,. ·t.h.··.···.· ·.··· . • ere ,WOUl·.d 
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;I 
I.· CHANNEL DEFINITION MESSAGE I t 
-~ . .;.;.;.. ~-.: .... -... ~ ~:~·-· - - - - - - - - - - - - - - - - - - - - - - - - - - - - - .... - -- -·:- ----··-
I 
t NULL MESSAGES I I 





-.·~.·---~ ~ -·-~·.-·-·- - - - - - - - - -· - - - - - - - - - -- - - - - - - - - - - ~ .. -.--···- -·-
I-
I CHANNEL DEFINITION MESSAGE -t I 
-~ -. ~---.·-·.,-·-:- - - - - - - - - - - - -- - - - - - - - - - - - - - ._. - - --- -·-·-,.- -
NULL MESSAGES } l 
;~, ~ ~ ~ -~ ~ -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -··- - - -.--: ..... 
I 
I, CHANNEL DEFINITION MESSAGE I" f 
-~~~------------------------------------------'-
· I 
·., NULL MESSAGES r I 
-~~~-~~~-----------------------------~~~~~------
RANDOM COMMAND MESSAGES 
•• . ··- •• ~- • • • • ..... ,_- •,- ·.;... •• • • . 
• . • • • • ' . • • • 4 • 
I 
I 
~ ~--~--- ~ --•.. ~·-~:~ - ~ - - - - - - - - - - - - - - - - - - - - - - - - - -.- ~:- ~-~ .. --·- - -
·f 
·I· NULL MESSAGES I I 




~ ~·~·~ -~ ~·-~--·~.~ .. - .. ~.~ ~.-;-. - -·- ... : ...... -- -- -- - - - - - - - - - - - - - - - -- ·.;..;_ -~ -------'~.··-- ~ .. 
I 
i :RANDOM COMMAND MESSAGES 'I :J 
~ ~.-~ ~ ·~.~·~-:~.--·~-~-----··- - -·-··-.:- - - - - - - - - - - - - - - - - .- -:··-:. ~:...;. ~ ~ . -.,;:--~··--· 
NULL MESSAGES 
.. . . . 
. . . , 
·I 
t 
~:.~-~ ~ ~~ -·~ -·~ - -- - - - - - - ---·-·- - - - - - - - - - - ~ -·- - -·-.·-·-:-·,~· .. - --.-·'.- -· 
-I 
l SERVICE SELE.CTION MESSAGE 
·' :r 
--.:·.__,;, -.~.--- ..:;,,,,; ..... ~ - - - - - - - - - - -.--- - - ......... - ~ -- - - - - - - - - -- ----~ -~:.~,·-. ~ - ~ ~ .-.· 
_ ,: 
·I SERVICE SELECTION MESSAGE I· l: 





• I SERVICE SE:LECTION MESSAGE-











command messages. These consist of force tune and alarm 
commands, 
tune and 
and software updates. 
alarm commands are 
Even though the force 
addres~ed to specific 
receivers, it is possible that two of these messages with 
the same destination could appear consecutively in a 
frame. Therefore, these messages are also separated by 
nulls. Also, since these messages are of a random nature, 
each frame can have any number of them. The controller 
must insert them as needed. The majority of frames will 
not contain any of these messages. 
The rest of the frame consists of the 65,535 service 
selection messages, one for every converter box in the 
system. Since these messages all have different 
destination addresses, no null messages are needed between 
them. Typically, the first message will be directed at 
receiver O with the destination addresses increasing until 
the last message with address 65,534. The frame is 
terminated with a set of null messages to separate the 
last service selection message and the first channel 
definition message. 
30 
.. 4 . THE ENCODER AND DECODER 
As discussed in chapter 2, the encoder and decoder 
hardware provide three functions for the CIDS. First, the 
data which is to be sent from the controller to the 
converter boxes is processed so that it can be modulated 
onto a single RF carrier. To do this, the encoder accepts 
parallel data from the controller and converts it into a-
serial data stream. After the stream of data is: 
transmitted :to the receiver, ·tbe. decoder converts it ba.c~ 
into its original parallel form .. 
Sec¢ndly, to keep the microcompute~ in the. receiver· 
.from spending too mu:cth time decoding incoming messages, 
the decoder checks t.he a·es,ti'.nat.ion address of each message 
and only interrupts the: tniq:rocomput·e.r i.f t,he m:es.sage is 
La:stly: · 
. . ' 
--t:o· :simp.l if y the mo.du·l:at,j. on./dem:odu .. l :a t:_i_:on: 
_proce-s·s:, t;he lMbz ·clock tis_e:d to d.eri'Ve all signals in. tli.e. 
ijy sending th~ 4ata 
a:synchron.c,u-~l.Y;· a s·epi:t'.r:c:lte· .c:a.rri:er .or sub-carrier i~. ,not 
t 'h·' ' · · 1.5, the en:co·der· agcl~ :e·nou·gh iti.f otmclt·ion in-to the: .. $.i·gnal 
The original 4a-~bit 
ENCODED MESSAGE FORMAT. 
This chapter discusses the encoded message format and 
the hardware used to implement the encoder and decoder. 
4.1 ENCODED MESSAGE FORMAT 
All information transmitted by the CIDS is sent using 
the single 48 bit message format described in chapter 3. 
Since the data is already quantized into six byte 
messages, it is latched and serially shifted out by the 
encoder, one message at a time. Also, as the data is 
latched by the encoder, the required synchronization 
information • 1S added to each message . Two types of 
information are conveyed to the decoder by the sync; the 
boundary points between messages and the phase information 
needed to synthesize the 1 Mhz clock. 
The sync information is added in the form of sixteen 
ones concatenated to the end of the message. These are 
referred to as the SYNC BITS. It is possible that sixteen 
ones could appear in a row in the message itself. To 
alleviate this problem, zeros are placed between each byte 
of the message, at the beginning of the message, and 
between the last byte of the message and the sync bits. 
These are referred to as SEPARATOR BITS. In this way, the 
only time sixteen ones will appear in a row is during the 
sync interval. Excluding the sync bits, the maximum 
32 
. 
number of ones that can appear in a row is eight. 
Therefore, the decoder looks for more than eight ones in a 
row to determine when the sync interval is occuring. 
Figure 4-l(b) shows the final format of the message 
d~ta as it is serially transmitted from the encoder to the 
decoder. The X's represent the actual 48 bits of 
data which.· can, either be zeros or ones. The full nressage 
consists ctf 48 data bi ts, 7 separator bi ts, and 16 sync 
bits, for a total of 71 'b.it-s. Figure 4--l(a) shows how the 
encoded message is div.ided into 71 peri:o.ds during which a 
~ti·ng 1 e bit is- :!:tf¢:r)..t .. These periods are referred to as BIT 
.. 
·4 ·.2.·· -s·.-':I· .. ·G·.·_··•·N:A·:·.:L··: FORMAT 
.•· ; . .. ,•. . 
T.be series. 0£: :.ones and zeros ma:k·irtg:: t.t~: ·the. 
enco.de.·r .. 
it onl·y· takes qp. a -v-.al-ue.- of +l2 ·volts: (h·.i_gh) or= O ·vo.:lts. 




.r~present a. :zero o·r, ·-a :one·.;; As- d;e-scrib,ed 





:signal. T:hi:s t,t,la:t.ionsh:i-p .i:s s-l,i.own by equation 4-1.,. 
B: ->= l/(2*Tmin) (EQN. 4-1) 
where B i:s the signal bandwidth, ~n.d 'I'::nt-i:·n. i::s the minimum 
pulse width present in the signal. 
To keep the minimum pulse width as wide as po.ssible, 
a constant level of +12 volts throughout the bit cell is 
used to represent a one, and a constant le~el of O volts 
.is used to represent a zero. 
transitions within the· b .. it _cell,, the width of: ·a: bit ce·ll 
i.s the :ntinirnurn pu:l_s.e.- --w-idth. ·This lack of any transitions 
w·ithin ~ .. h~- b:it ·c.el,ls me.a-n:s:. that t:he.- c-loc.lt inform 
which ci.i.ffer:entia:tes o·ne b·it from a.n.ot_h~r- is 1.o·st sin 
.. 
.T·h':is: i-s. wl1.y tl1e si._gna.1 is con·s:i_d·ered to ·t-wo .s·imi-1 ar ··b·i·ts -~ - . . . .. . .. - . - ' -. . . . . - . ' . . . 
Th:f:$· digital si.g:n.a-1 format is .ref:ert~<t 
to: a·s n.on-·ret·u·rtt-tq·-zeto,. or NRZ, s-:ince the sigrfal -tlo.¢s, 
d-.ata ·b:eing. s~r1.t :wner.e the s:-i:i'n:al can be.: ei·the.~ 'fiig}l. 01 .. · 
low... Alo·ng with ·min:imf.z.:ing_ the· :s:i.gnal bandw,idth, the· ·NRZ 
.. 






























X I X I- X c., X z X w X 
_J X 
w X 
c., ~ 0 ~ ~ 
<( 0 X ..a u 




































FIGURE 4-1 : SERIAL DATA FORMAT 
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4.3 ENCODER HARDWARE OPERATION 
The block diagram of figure 4-2 shows the four basic 
components of the encoder; the CLOCK, TIMING GENERATOR, 
DATA LATCH, and SHIFT REGISTER. The c-lock is a 1 Mhz 
crystal con·trolled oscillator which is used as the time 
base for the rest of the encoder hardware. To control the 
data latch and the shift register, timimg ·signals are 
generated so that the· p-arallel loading and serial .shi.fting 
qperations are performed ·in the correct sequence. Al.s·o-, a .... .. . ' --- . 
signal is· .sent to t.h·e c·ontroller which signifies t·h·ct:t: ·t:f.1~, 
latch ready fo··r mo.re data. ·These f t1.nct.i.01j_5. a.· r·_·e·· ·. . -· . 
'.perf:o_rme:d b'y the t·fmi-ng gener.ator. .T·h~: oontro:ller is: able 
to simul.taneously p·res:e,nt: ·six b_yte:s.: of d-ata to t.h_e shift. 
register so: ·,t·h·at th.e -en-c-ode·r· c·a·n s_-e,n:d. :d:·a-ta :a: fiull messag_e_ 
at a tim¢: . 
. describe i'n detail the ·hard-ware. us·ea: to im·p·1e·me.nt t.he:s-e: 
-~· 
-
·four ·oomp.onen:t,s ~ 
4 .. ,a·.·1 ·:sH.l .. Fr:· .. REGISTER AND DATA. LAT:cH· 
.. . . . . . . -.. - .. -- . . 
Figut~ 4.-3 shows ·the: s·chem:at;ic: d-i .. agram for-: th-e: sh.-ift 
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DATA I I 
' ' "' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' 
\... } 8 16 18 20 22 
.,. 
4 6 8 10 16 18 20 22 4 6 8 10 4 6 8 10 16 18 20 22 FROM 
CONTROLLER DO D1 D2 D3 DO Dl D2 D3 DO 01 D2 D3 DO Dl 02 D3 DO D1 D2 D3 DO 01 D2 03 1, 13 1, 13 1, 13 MR MR 2,14 MR 2, 14 ST 2,14 4508 ST 3,15 4508 3,15 4508 ST 3, 15 DIS DIS DIS 
---
00 Q1 02 03 QO Q1 Q2 03 
--
QO Q1 Q2 Q3 QO Q1 Q2 Q3 
--
QO Q1 Q2 Q3 QO Q1 Q2 Q3 
-
-
- 21 23 -7 9 11 17 19 -- - 5 7 9 11 17 19 21 23 - - 5 - 5 7 9 11 17 19 21 23 -- - -- --- --
--6 7 6 5 4 13 14 15 1 8 7 6 5 4 13 14 15 1 6 7 6 5 4 13 14 15 1 8 
+ 
3 5 12:: S s 1 P1 P2 P3 P4 PS P6 P7 PB 3 9 s 13 P1 P2 P3 P4 PS P6 P7 PB D s 1 P1 P2 P3 P4 PS P6 P7 PB 3 9 s 13 D Q D Q QB Q D 0 QB QB 11 12 11 07 12 4013 11 12 4013 Ds 4021 Q7 4013 Ds 4021 -- Os 4021 Q7 4013 3 
- 2 2 11 CL R Q 12 Q6 2 3 CL R Q 2 2 11 - 12 CL R Q CL 06 CL P/S 06 CL R Q P, S CL p s 4 10 9 10 10 9 4 10 9 10 
-
/ I' 
/' / / / /' / / r r / / 
4 6 8 10 16 18 20 22 4 6 8 10 16 18 20 22 4 6 8 10 16 18 20 22 
1, 13 DO 01 D2 03 DO 01 02 D3 DO D1 02 D3 DO 01 02 03 DO 01 02 D3 DO D1 D2 D3 1, 13 1, 13 MR MR MR 2, 14 2, 14 2, 14 4508 ST 4508 ST 4508 ST 3, 15 3, 15 3, 15 DIS DIS DIS 
--
QO Q1 Q2 Q3 QO Q1 02 Q3 
--
QO Q1 Q2 Q3 QO Q1 02 03 
--
QO Q1 Q2 Q3 QO Q1 Q2 Q3 
-
-
- 19 21 23 -
- 5 7 9 1 1 17 19 21 23 - - 5 7 9 5 7 9 11 17 11 17 19 21 23 - - -- -
--
--
--7 6 5 4 13 14 15 1 6 7 6 5 4 13 14 15 1 a 7 6 5 4 13 14 15 1 6 SERIAL P1 P2 P3 P4 PS P6 P7 PB 3 5 s 1 P1 P2 P3 P4 PS P6 P7 PB 3 9 s 13 P1 P2 P3 P4 PS P6 P7 PB 3 5 s Q 1 > DATA D Q D • QB D Q QB QB 11 12 11 12 11 12 4013 OUT Ds 4021 Q7 4013 Ds 4021 Q7 4013 Ds 4021 Q7 
2 3 2 2 1 1 12 Q6 2 3 CL R Q 2 Q6 CL R Q Q6 CL R Q p s CL p s CL P, S CL 
10 9 4 10 9 10 10 9 4 
/ 
SHIFT OUT 1 
LOAD I FIGURE 4-3 : ENCODER LATCH AND SHIFT CIRCUIT .. TO CONTROL LER 
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:i·=s. :to load one 48 bit parallel message at a time from the 
·controller, add the appropriate synchronizing information, 
and serially shift the message out. So that 48 separate 
data lines are not needed between the controller and the 
shift register, a set of six 4508 eight bit latches are 
·use.:d to latch the data from the controller. To write data 
to the latches, eight output lines are connected from the 
controller port to the six latch inputs in a parallel 
configuration. ·Th·ese are the data lines. Sj.x separ~t·e 
c·.ontroller outpµt. line:s are also connected to each of the, 
:s.t·ro.be lin~f$· of t-be 4508s. In. this way, a data byt·e. is 
-pre,sen:te·d. s.imu:l.t-aneq.u~fl:y· -t·o .ever-y latch but is only loaded 
only f,ourteer1 ·oonnec·t-ion·s .fr:.om. t.·h·.·· .. :··· .e ·c·ontrol ler 
port. ·to. ·the ia:t.che~. 
t11:e :para1·1e1 inputs of th·e $.j_.x 40·21 e:i·gh.t bit parallel-to-
ser.j.al shift register~. BY strob·i·ng t·he- :p;s. inputs of·: th:e: 
40.···2.l.s:, th·e data is latcQe,q. tnto t:h.e reg-iste··rs and is ready 
to 
.. ,·. 
b:e :serially shifted 01..tt :by -strt>bi.ng ·th.e .ol.ock· 
. . . 
~ . 
inputs. 
B·ef·.ore ·shifting, the.: _ag·(.iitional sync information is: 
'i-n-s.erted int:o· the b_i t pat·tern .. 
. . . 
Th.-is i,s d:on.e b·y .adding. 
~ingle bit s.hi·:ft registers· 1·nt;o- ·the: ·!:ler±a·1 .dat·a :Pclt:h- •. 
·Thes.e .r:e:gi st.e·rs are impl0e._me~ted w·i.th 4.()1-3: I> type :f 1 i'p-
f-iops. A to.ta:l_ of five 4:013.s .c:1re :fn·serte·d be·tweeri: the. six: 
.. 
4021s. A 4013 is also placed at both ends of the register 
set. To insert the seven zeros which must surround the 
six message bytes, the reset lines of the 4013s are 
connected to the parallel load lines of the 4021s. This 
way, when six new message bytes are loaded into the shift 
regist~rs., the required zeros will be inserted in between 
them. ·A.s the message is shifted: ou.t, the: :sixteen sync 
., 
bi.t$ must be added on to tl')e end. Tbd .. s :is .. a.ccomplished :by: 
tying the input to the last D flip-f:l·o .. p· high so that a 
Thi.s 
cfl.:s,o inserts the· z··e·.r(ls. ·in .between. t.hern. . . ,- .. . . . . . ·..;. . .. ,· . . . . 
- . 
to the controller·~ 
c:ont·roJ.le.r· mus.t. ent.e·r s·i.x new m.ess.age bytes into. th·e .data 
;la,toh. bef·ore the .cttrrent IP:e.s$.age has ,completed sh:if·ti:n·g·· 
:d:.ata .. out·pu·t·oj .. \) s·~venty .pulse~ t~h·en· :a.ppear :on ·the clocks ot 
the 4·0·2:1s and: 40l:3·s· t:a .ifh.i.ft ··out th.e, remaining seven·ty 
b~i:ts.. ·This. ift referred to ·a.$ t:he sH:lFT. signa.l. After the 
:f$:tevent:y ·S.hif·t pulse~:: h:ave :Od.c·u.r.~e.d:, an.d: the: l:ast bit of 
.... ~ . 
. 4,;(): 
the message is present at the serial output, another load 
pulse takes place and the cycle.repeats. 
The shift and load signals are shown in figure 4-
4(a) along with the clock base used to generate them. The 
shift signal is practically the same as the clock except 
that every 71 pulses, a pulse is missing. The load signal 
is always low except for a single pulse which occc1rs 
exactly where the pulse is missing from the shift signal. 
The generation of t-hese waveforms is performe;d by the 
o.lock and timing gen.er~tor ~-
4· .• .-:3 ~ 2 CJLOCK AND TIMING GENERATOR 
Figure 4-5 shows the sc-hematic- d.1_.~g,r.am f-:or the: 
:e:nc-oder 
frequency 
clc1ck a:nd. t··i.ming generator,. 
~c;c.u·ra·te ti.m·e-· l;>ase, a 
To provide a 
standard digital 
oscillato.r is .c:-onst·:ructed :bY' :feed:in:g the outpu.t of an 
inverte.r bac'lt to it·s: i:np·ut t:hroti·g.h a crystal network. The· 
'· 
cir:cu,it osc1·1 .. l·ates· at t:he crystal f:requency of 1 Mhz. A 
.4·077 NOR. g~t,e., wit.h one input tied. l.ow is u·sed as the 
l.nve.rt:e,r· s.i.-nc.~ -one. NOR gate is l.ef t .ove·r' :.f rotn· t-he .r:est of 
t:he- :c_:1.-rui.t-. 
:To g~n-~·r·ate the· s,bi_.:r£. and 'load; :·stg1ra·1,,s: ·requi·:red: ·by 
t::i-1.e· dci:ta iatcfh -:and· :Shi.ft .r~g,i.s:t.ers;, t.b-e cJ~ock, :si,g~a.:1 is: 
fed into a d'i.vi.der-- wh.:icJ1. cli.:vides by ·7-1_. The. -divid·e:.r_ i-:s-
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9 7 6 5 3 2 
1 o 01 Q2 Q3 Q4 05 Q6 
----JCL V 16 cc .=. +5 
9 4040 
+ S = 11 4082 I 13 11 R Vss 
+5= 12 Q12 Q11 010 Q9 QB Q7 B __ 
1 15 14 12 13 4 --
four input AND gate. The 4040 is clocked by the 1 Mhz 
·time base and counts until the Q1, Q2, Q3, and Q7 outputs 
go high. This occurs on the 71st count. 
clocks on the negative edge of the clock, 
Since the 4040 
the reset line 
goes high half a clock cycle later ahd the counter is 
reset back to zero. Therefore, the clock pulse after the 
71 st, .increments tlie counter f r:0.111 ·zer.o: t·.o· .br1e so that the 
,c-ount-er keeps cycling, i'r.oni one to s·eventy-one. 
oc·curs: every 7 l c:fl ock cycle~. To create the lo.aid and 
s.h:.ift signals, DOJJT _mt1~·t be: stretched so that. th·e high 
_part. of the cloc:k si.gna..l q-an be trapped. To do th:is, a 
·~e,ferring to f igu.re 4-4(b:) ,: ·the 
le:adi·ng edge of DO.UT will alr,a.ys- ocq.ur, after the· t--railing 
edg_e. of the 71_:.st c·loc:~- ptflse ~-_tnc.e it is a .resul.t o·f: ·that: 
-
.-clock.: ed·:ge. _S,-inc.e DOUT is us·_ed. t.o s.et the: fli.p-f.lop, t·he 
s-am,e.· re'.a:s·o-n.1:ng bolds irue for the .Q: 'Olltp.ut of the 401-3.. 
'rh.e :fli,t>--f-lop i-s· .re~et by the CLOCK BAR :si.gnal .. - :CLOCK: BAR: 
clocks, a :z·er:o 
. '' . . 
r~s-·et ·and· t:he .set, i·npt1t.::, ··wou.·1d· be high togeth·e.·r, whi:c:h. is, 
:an. ·illeial- c;ond:i.tion. on a D t:l·ip-_f·l-op. By· ·us·ing. the c·lo·ck 
1·11put,. the s·et w·ill always eve.rid·~ i:t... ·si::nce ,CLOCK BAR is 
a gate; d.el-ay .be:h:-:Lnd CLOCK an.d: ·the.re -ts .anothe-r delay from-
'the 4013, the Q output falls low after the trailing edge 
of the 1st clock pulse and therefore completely envelops 
·t'hat pulse. The Q and Q BAR outputs are then combined 
together with the clock using the remaining two 4077 NOR 
gates to produce the shift and load signals. 
-4 ~ 4 DECODER HARDWARE OPERATION 
The block diagram of figure 4-.6 .shows- the seven 
comp:o,nent!:?.' o:f: the d~c.od.er; the s:rNC SEPARATOR, CLOCK 
GENERAT:OR-·· 
. . . . . . . . 
. . . . J DELAY 
.. 
REGISTER . ·,_~. ,DATA REGISTER, ADDRESS 
REGISTER·., ADDRESS LATCH, and .. AIJDR$·_S·s: ·DECODER. In ord.er to 
Mhz clo¢lt. and the·· rrt~ssage .sync The 
To: .al.low the: -m.e~_sciges to b~ 
·t(ime 
' . . 
av-a.i·Iable. i·n 
. . . .·. .. 
.. . . 
' 
. -· 
.a par a 11 e.l ~. f.:<Ji;~a.t . -Th-is· . .· 
f-unct:"io:n. :ts p.e:rfo.-rmed b.Y. ·the da:t:~ -attd :.addre:s·-s reg:i.st:e·.rs· ... 
-A: t.im_e: _d.el.~:v ·is. ·r:eg,.Q.j.:red: by t:he .decoder s,p tb~t wh·en th·e. 
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received that is directed to that receiver, the 
destination address of the message must be compared 
against the address of the receiver. This is performed by 
the address decoder. The address latch allows the 
mi-0roprocessor to tell ·the receiver what its address is. 
The fol.lowing sections ·ciescrib·e :in detail the hardwar:e 
used to implement these compo_ne-nts\. 
4 .• 4-. ·1 S.YNC SEPARATOR 
-. . : 
Figure 4-7- show,s tb.-e schematic diagram for the _sync. 
·.s:·eparator. Tw.c> f.unqti-61)$. are performed by this -circqi.t,-ry. .. 
:F.i.rst,. .i.n_ tervcfl , 
,. . . - . . .. -- -
which denotes t.he bou:ri"dary 
SecondlY. .. , .at least one· 
edge of the s·-y·nc'. ·puise is retriev.ed accurat:ely so tha:t, 
r-'elj~,:e·s.: on ·t.'he ·f.-aot t:hat the s_y·nc ;p:ulse is: t.he o·n.1-y pai;.t ·9.f 
·t·he; ~.},gn~l. t·hat stays: high t·or· slxteen ·c.ont·in.uous q·l·oolt·-: 
T:o ct··etect thi-s lon·g syn,c puls-~, the. inptiit fligna .. I 
-i.s :µ.::s-~·d- t:Q trigger a 4528 o.ne·-s.h·ot. 
r·he one-shot i.s :_s,.et .. t.0 _·ha,v.e :a,n outpu:t. pµls.·¢· :width 
.. 
l3.0i'newh·e.r:Ef between eight an·d. s·:fxteen. clock cycles, 
·47 
. ., 
preferably right in between, or twelve cloqk ·cycles. This 
time is referred to as Td. The one-shot is set to trigger 
on the leading edge of its clock input and is used in the 
retriggerrable mode. This means that the one-shot can be 
retriggered even if it is already in a triggered state. 
Therefore, the Q BM ·output of the one-shot will stay low 
for Td se··c:ond:~: :after the leading edge of the last pulse 
applied to. tl1e :c,lock input of the device. 
Since t-he one-shot is triggered by the input signal.-;, 
,.it is co·nstantly retr·iggered and the Q BAR output mostly 
The one-shot will time out and Q BAR output 
w:±11 :r·e:t·u:rn high 9p_ly when there is-. ·.no, p·o:si ti ve pulse 
• in· 
This. :c-an. o·nlY h~·ppen i.·n two cases:., 
T-he :fi.rst .case is when e·ight. or :-l·e.S;"'.:s qp·e bits appear i:n 
a:·P-PlJ.ed 
,· .. ·. 
.b· .• one· . 1.t-~ 
T·o··· ' ·_ :: 
to th~e :clock ipp.ut is the b.¢g.:i,p.nin.g of tJie ·.f:!rst 
·de:te.c·t th:e sync 
. . 1.. s 
48 
,,. 
possible because the in the first case, Q BAR returns high 
while the input sign.al is low. During the sync pulse, Q 
BAR returns high while the input signal is high. 
To detect this difference, as shown in figure 4-7, Q BAR 
·is used to clock a D flip-flop which uses t·he input 
signal, -PA:-TA IN, as ·the D input. This way, the on·ly time 
that a on~i c~n be clocked into the flip-flop i~, during the 
sync intefva_l . To bring the ou·tI?ut o·f ·the f<.lip-flop back 
Q BAR output is refer1re.-d to· ag the SYNC .signal .... 
timing is diagrammed in f-igure 4-8 :•. 
This. 
:As·· rn.entioned ·earli,.er, SYNC ac:cJ1::r·ate.ly reta_i'ns ·on~: 
~dg¢- of the sync pulse of· the inpu.t s:ignal-. The f~lling 
e.c:lge of SYNC ' 1.5 s.inc:e: .its • • l • ' • • . • p.psit.ion . . . 15 
·Th<3 :.t:!sin..g· edge 
or.iglna:i 1 Mhz cloc·k i:n t'he enc·oder. :Theref·o·re ,:: the 
'' 
:r_istpg eqge of SYNC is us·ed to reg.e·n·Etr..ate the 1 Mh:z c:l,o.c:k: 
·with co·rr.ect·, ·phase at t-he .d.ec.oder. 
4 ... 4 . :2: :C't·oc.K GENERA.TOR.-
.. ' ' . . . - . ' '·- -· ... ' . -.-
... 
In ·order to shift the· incoming d.ata into· t·he 
4·.9 
.005uf 1 OOk 
- A. .... = +12 ... ,.. -
15 14 
.,., 
DATA IN -G) 
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possible because the in the first case., Q BAR returns high 
while the input signal is low. During the sync pulse, Q 
BAR returns high while the input signal • 15 high . 
To dete.ct t,h:is difference, as shown in figure 4-7' ,. Q BAR 
is used. to clock .a D f.li:p,-=flop which us.es ·the input 
signal, DATA IN, as the 'D i:n·pu·t. This wa-:v., th·e: only time 
that a one can be ,c,l .. o·c-ke·d into the f lip-flo·p· :i·s during the 
sync i.:nterv·a.l. Tb brifig; th~ output of the flip-flop back 
l.o~ aga~n, DATA IN BAR i.s use·d .as a reset. Tll~ f l:ip--f:lop. 
Q BAR otit:pt:it is referred to .as tbe SYNC si·gnal. 
timing is diag·rammed in fig1tre 4-8·. 
T'h· ·• --- .. 1.~: 
edge of· th·e. s,.ync :·P.ulse of th.e .i.n·P·u.t signal .. :The :fall·tn.g: 
edge .. .. is· 
deterrnined by the one-shot puls~ width. 
c,:f S,YN:O, }:lowever, correspoii:ds· ·with: tfl~. trail.1..ng· ~<ig~ of: 
the syn.¢ ·.interval, whic·h in turp co·rrespbpds with the, 
Q.r·:±:gina:rl 1 Mhz clo.ck :in: the ·~.tlCQd.~.·r .. The ref ore, the . 
. rts·ipg .edg.e of SYNC. i.s ti:s$·d t·q .re,gfJP~~·ate· ·the 1 Mh.z ,_c--·1 .... o· ·-c·· ,.-k·  . . ' . . . . 
. . ... 
',• 
.a. ·1 Mhz cloo.k. is .. g~11~ra:t,e.d wh.iq}J 'p. ' 1 .. s· 
.49:. 
.005uf 1 OOk 
~ 
- = +12 ,. -
; ·1 15 14 
', 
,, 
- DATA IN G1 
C 








+12:. ,-. CL Q '- CD DELAY f, 













1 OOpf 1 Ok 











9 s 13 4 6 
.. D Q .. CL Q I ~ . STROBE 
0 ;o 4013 4528 
11 12 5 7 -
-




~ 1 4025 9 1t DATA IN +12 
J 
I 


































) I ) 
..,., 
100k 18k 10k T.01uf 
' ' 
. 












2 PC20 vco 16 
C1A Vee ~ +12 I 4046 INH 
6 I C18 Vss ... ' r 8 






14 3 4 
0 
01 CJ 
I\.) rn SYNC ::::0 SHIFT I L 
I 
I N 









DOUT 4082 5 ~ 
2 
--i 
0 ;o 9 7 6 5 3 2 
.. ~ 
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10 
Q1 16 
10 CL Vee = +12 
9 4040 13 11 
11 4082 R Vss 
+12 ~ 8 12 Q1 2 Q11 Q1 0 Q9 QB Q7 --
+12 = -1 15 14 12 13 4 -
equal in frequency and phase to the 1 Mhz time base used 
in the encoder. Since the decoder shift registers are 
clocked on a positive going signal, the clock is aligned 
so that the positive transition falls in the middle of the 
bit cells. The clock is generated 
. . 
u:s1ng a freq_uency 
tpt1:iti.pli-e.r with the SYNC .si:gnal ·as.- th~· base freguen:cy .. 
S:1nce the.re • 1.s 71 
desired c,1-erc·k frequency is 71. times that o:f th·e ,s)r-nc: 
signa .. l. T:o -obt:ai·n, .a clock o·f tJche proper phase, ·t:he ·ri,sing 
. ' .. 
1.s 
. . 1n 
input- of" =the .J>ha.se comparat:or·: .and. t.rre v·oo ,6u.tput f e.d: 
-d.--;.ire·c·-t:ly 1.n·to t:he-· 0th.er, the V·C'.O o-ut.p.u.t; ·w-.:i,l.J. equal, ·t·he--
inp.ut ·i_:r::r __ f::r:e.que.no·y and phas:e. 
. . . . 
. . . 
. . .. . 
wavefo:-rm: . 
T.he: . cli.vide 
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::::0 9 7 6 5 3 2 
. 
10 Q1 Q2 Q3 Q4 Q5 Q6 16 
10 CL Vee = +12 
9 4040 13 11 
11 4082 I R Vss 
+12 = 8 12 Q1 2 Q11 Q1 0 Q9 QB Q7 
--
+12 = -1 15 14 12 13 4 -
e.q:ual in frequency and phase to the 1 Mhz time base used 
·t·n· .. . . the encoder. Since the decoder shift registers are 
.. 
·clocked on a positive going signal, the clock is· aligned 
so that the positive transition falls in the middle of the 
bit cells. The clock is generated using a frequency 
multiplier with the SYNC signal as the base frequency. 
Since there is one sync pulse per every 71 bits, the 
desired cloc·k frequency .i:s 7.1 times that of the sync 
signal. To ·obtain a clock of the proper phase, the rising 
edge of SYNC is µ·sed: by the clock generator a.s discussed 
previously. 
is u.til iz.ed. •· .1·5 
,con.figure.d. so th.a,t. the vql:t.~g¢. co·ntro·11e:d' ·os·c·i·.1.1.ato:r (VCQ.) 
tr:i,es to :·ke:ep· th~. pq:si·ti'v~, g.oi.n·g_ e:d:ge:s: o:f it.:·s. si:ill.a-1 in 
·:p·ha-s:e· wJ.th t·he pq~iti.ve g·oing ·ed·ge:s· o:f· t:he in,put ,igtia_.l. 
T:h.erefo.re·-, w.it-h- a, uniform pulse wavef·o.·rm -fed i.:nt-o :one-




- . ,• 
···t' .. ···t··· OU .Pll ... ·. 
·divi·de 
o' • ' •• • •. N 0 
··ath P .. · th.e· ·voltage 




lqop is the same as that used in the encoder to generate 
the sync signal from the clock. The two inputs to the 
phase comparator are SYNC and the output from the divider, 
DOUT. The phase-lock-loop adusts the VCO frequency 
SO· that ~ Dour pulse occurs for every SYNC pulse, and 
aligns thei_r po~itive going edges as shown in f_igure 4-8. · 
Since the out=pu:t o,t ·:the VCO is u.sed to clo.c:·k the decoder 
shift registers; t.he. signal is re-fe_rred to as SHIFT IN. 
Sci.nee the pos.it.i ve. transition o:f DOilT is aligneci with the 
.negative tran$.i·tion o:f SHI.·FT. I.N:; the positive transitio:n. 
of SflIF·T IN. f·,tl.l:s i-n the rnidd.le o:f the bit .cell. Thi.s . 
. occu:r in t-b~ Ph·ase-1 . .e,.cked- l·oop wi-tho_ut any data cloc.king. 
: . ..,.: . 
.. f:ttrm .one- large· 7·:o bit ::3·~r:icrl t::o parall=el ,s'h.i·.-ft .reg_is.t-~r .. 
The rea·son that ·71 bi·ts ar.e not n·eeded is. that th:.e :1:eading: 
s-ign.a.:I. created by the c·loclt. g.~n.erator. 
latched 
.. - ·- . . . . ' . 
54. 
into the data register. To do this, a signal is derived 
from the SYNC signal and information obtained from the 
address decoder. This signal is referred to as LATCH. 
The LATCH signal is further described in the next section. 
LATCH occurs at the back edge of the last bit cell of the: 
sync interval . Because of this, even though the sync 
.. 
:in:t.e-rval is use.less data, al.l 70 bi-ts of the message must 
·be con:t:.a±ned b-y the shift registers. The sixteen bit 
regi'ste:r wh.ich buffers the sync interva:1 is r:e.f._e:r:red ·to as 
:the: .de:lay re·gister. This register cons_ai;,·s.,ts of: :·two 4094 8-
\... ··t· uJ/. :s:eria'.1. to parallel shift regis~-~:t:s·,~- :S.in,ce the sync 
T:h.e. :r.en1ai-r1ing: f.our:- 4094s shown in, f··f.gu~e· :4~10 make up 
T.o allow the mic'.17.o,comput,e·,t ·to read i:-n 
the: rn¢s~age d·at.a .l.a·tched by thes·e re-g-i,s:te.rs., t:h.e .f:o.ut a~ 
._- -. 
a.rid ·-t.o. 
•', ',, ··-·· 
be i:f'1d·e_p·e.nd.en:tlY., sh·ift ·-~ : . - . . . · .. 
da·ta 
. . . '. 
·by.·t.e·s. ·a···:n<-.d···: . . . ; • • ~ • • 0 M 0 
SHIFT IN I 
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align with the four 8-bit 4094 shift registers, the zero 
bits inserted between the message bytes are accounted for 
by 1 bit shift registers. This is implemented by placing 
D flip-flops between the 4094s corresponding with the 
positions of the zero bits. Since all of these flip-flops 
are clocked together and no set or reset functions are 
needed, a 4174 hex D flip-flop is used. The serial ouput 
of the data register is passed on to the address register. 
4.4.4 ADDRESS REGISTER, LATCH AND DECODER 
Figures 4-11 and 4-12 show the schematic diagrams for 
the address register, latch and decoder. This hardware 
latches the destination address of each message and 
compares it to the address of the converter box. To allow 
all receivers to be identical, the address of the 
converter box • 1S programmed into the ROM of the 
microcomputer. The microcomputer writes the converter box 
address into the address latch during initialization. 
The address register is implemented similarly to the 
data and delay registers using two 4094 8-bit shift 
registers and the sixth 4174 D flip-flop. There are, 
however, two important differences. First, since the 
destination address of every message must be checked, the 
latch inputs on both 4094s are driven by STROBE and not by 
LATCH. Secondly, all sixteen outputs of the address are 
57 
TO MICROCOMPUTER PIA 
I 
I ""\ '\ 
' " "' 
'\ 
' ' "' 8 4 6 8 10 16 18 20 22 22 4 6 8 10 16 18 20 
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inputs are held high. 
Therefore, the two output enable 
The address latch is implemented similarly to the 
.data latches of the encoder. Two 4508 8-bit latches 
accept the converter box address from ·the .mi.cr,ocomputer 
and present the address on the 16-bit parallel output. 
Ten lines- a:re·, used to inte:"rf=ac,e the a.ddress la:t,c-h to the 
) 
The 16:~b:it message destina.t.i.o:n -addresses, which ·are 
.-1-atched b_y t:h·e address register, are continu.ou:s-:.1,y ,checke·d 
Th.e _fir·-s.t .is -whe:t·ber t·he 
.. 
-and two 406:8 =a_~input .N.AN1·D: :ga-tes ... When a ·m-at.ch takes 
·p-:la-c·e. 
.. . ' . . . .J "bo:th: 4o·:o:·8.- :o..ut·pu,t.·s.· ~ti 1:1 go low. 
.... 
T·he. second 
. .• . 
1c·h_e,ck is-. :fo.r.· sys:t,em message:s_:._. If' :f_·s_.-._ :a .·: . :a. me .. s::sage. 
regardless of the address._: oif· t-he· b.o·x_.; 
message, has .a destinatio-rt :_addre:ss- 0.f :all -ones-
. . . . . ' this i--s 
. . 
chec·ked by nan.ding ·tc>"g·ether all· sixteen. o-f· ·th:e ·d:est,inat.i.:o:n. 
,I~f:- -a. ',sy._st·e_m· :mess-age. -is present in =the l.:at.chea;:. th·en ·t:he 
T.o 1-atch ' ... , dat,a· . t ·1n: -to b·e- by 
60 
mic:rocomputer, either the first two 4068s must both be low 
or the second two 4068s must both be low. This function 
is logically obtained through the 4077 NOR gates. Since it 
is possible that the right combination of bits to trigger 
the address decoder could appear elsewhere in the message, 
the above information is combined with SYNC to produce the 
LATCH signal. SYNC cannot be used for this purpose 
because a pul~e ·with a width less than half a clock cycle 
is ne~de4. t6 I~tch the data into the shift r~glsters. I.f 
t.hi, pulse is a~y longer, then the paralle.l .<lUtput of tb.e, 
da.ta registers. vtill shift on tlle next posit.i:ve edge of the,·. 
:clock . 
. . . . ' . . . 
Ref err.i.ng. 
to; .·figµ:re:s. 4·-·7 :and ,4:' .... :a:, :STROBE. i$ created by a. one-sh.·ot. 
·which is. trig.ger.e.d b.y th·e. p·o .. sitive going. ~edge of SYNC .. 
:J. 
5. THE MICROCOMPUTER 
Each converter box contains a controller to carry out 
the various functions performed by the converter. The 
.. 
controller also interfaces with the CIDS receiver, a·n.d' 
continually accepts, store._s, and operates on the: 
information transmitted to it over the CIDS. I.:ri :ord.er· -to 
perform these functions, the controll,e··r is lrn;.:p.l.emented 
as a microcomputer~ A: ·b·lo.ck diagrcin.1 .o:f the·: mic·rocomputer 
.i:.s shown in figure. 5--.-1 .. 
·rhe heart of the microcomputer 1$ the MICROPROCESSOR. 
:T·hi:_$ device performs all controlli,-ng· ftint:tiqns by carrying 
c)ut -.a programmed sequence. o:f o.p~r·ati-o.ns_. Iri order to 
:f··µ:nction._,. the microprocesso:r program i:s. s:tored in a non~· 
voJ.a·til:e· memory so that the program is -ret·ained eyen when· 
store,. 
_ml cro·c.om_put.e:r-
. . ~ 
a·at·a 
· .... ·. . . , 
b . e 
... · ... · 
to ~-s random-·a.c·ces,s-:memo·ry" 'Or RAM... This ::111emory d:oes no:t' 




So- t;hat the microcomptl-ter -can ·c,:ontro·l the con.verter: 
:box. an.d. acoept t:,ra:nsmitted i·nf0.rma·ti·.on-._, it. c.an read: da ..ta 
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f~om, and write data to .its surrounding circuitry. This 
interfacing function is performed by the peripheral 
interface adapter, or PIA. The PIA contains two 8-bit 
input/output (I/0) ports and four handshaking lines. Each 
bit of the two I/0 ports may be separately programmed to 
input data or output data. The four handshaking lines may 
be used for I/0 timing purposes Qr also as I/0 lines. 
In order to communicate- with the RAM, ROM 
·.. . . ' and ~Ilt, 
th·e microprocessor must -se.lect which of t-he· q.evices is to 
be accessed. .Thi.s fun,.c:tl,-on -.is performed by· the BLOCK 
DECODER. Th.e b·)~o·c·k decode.r· uses the most significant 
address li.·ne·s. :(Jf the m:icrol):I:oc·e.ssor to generate sign~ls 
Whenever -~.ower is applied- ·to th_.e: :-m::icrocompu:te·r·, the 
m.tcroprocesso·r 
:f-ni ti a:l.i z:ed .• 
·is reset so t:h,at ·t-h·e soft:-w·a.re: i.-!f 
. . .. . . . . . . . . . . -. . ' . 
properly 
The signal which res·:et·s t_h.e mi_.<{roprocessor 
·is.. gener·ated by the RESET GENERA TOR. The o~tp.µt of the 
.. 
:re:s·e.t :gener,ato.r .i:~l pu·I·s:ed_ wheneve.r pq.we·.t 




ap-:r~>-lied: t-o. the- ·circ:ui,t .. 
Th:e f:o.11.owin.g S·~:c·t_:-i-ons describe .. the ~a.rq:i.,-a·re ti::s-ed t:o· 
:imp_lement the :microprocesso·r, RAM, ROM, PIA:, anti ·reset 
gener-:at.or ·b1 O(~·ks . A:;ls:o ., the timing .requ.ir~ments. between 
. . 
the.-s~e· b"locks i-.s e.xani-ined: to: a:ss:_ure system .r~·-1:i.ab·-.flity, and · 
sof:tware, ··u:se:d to 
.... .p-.r.·og1~am the m.i c·roc·omput:er . ., ,,· . ' . .. . - •· ' ' 15 
:6-4 
5.1 MICROCOMPUTER HARDWARE 
The schematic diagram for the microcomputer is shown 
in figures 5-2 and 5-3. There are two 
··requirements which the microprocessor must meet. 
important 
First, 
·the device should be low c.ost and secondly, it must use 
little power. To satisfy' these requirements. a 65C02 CMOS 
There.: a1te t:wo .signals ·which must :lie .a:ppli-.ed. ·to ·th.e· 
mini.,mi.2te :c.o:s:t) a 1 Mhz vers·ion of th:e :s5.tio:.2 .. is ·use·cl:,. wh,ich. 
. . 
f·s t:h·e. -s·.10..we:s·t available~ ;Tb:e,ref·ore, th·e c.lock·: input:, ~O:, 
... 1 Ml,.,.· 1·5 . : :1~J1:1Z · .. ·Thi:s clock· d.o.e.s· :.no:·t. ne·.e·d: t:o. .be. :~e,ne.r:ated_ ·W·i t'h.i_n: 
mi:crocomputer it. •: ... ' 15· from: the: 
a·.f··t.er th:e.: :.PO.vte-r supply .rea.c·he,i-s 01>.e.r·a.ting voltag.e:. .Wh-.· .. ·_.·en··. : ' . . . 
RES BAR .go.es high, the ·proces:·s:o:r begins .e:xe:cuti·ng. the 
software c:ft. a. specific 1 .. ot!atio·n. To gener.:ate. ·th·is pu.1.se,: 
·T.he Q B~~ output pulses l:o:w .. for 
pt1l ..s:e li-ri·d:t .. h ·is: ;se.t ·ver,y long,:, ap.prctx.:inra,t.e.l.¥ 1,/2 seo:o:n·ct·,. t.o 
.. 
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67 
one-shot to function p·r:o,perly, it cannot be triggered 
before the power supply is valid. Therefore, the trigger 
input is delayed. To accomplish this, the trigger input 
is tied by a capacitor to ground and a resistor to the 
·p'lus supply. After power up, the capacitor charges until. 
it-s voltage is high enough to trigger the one-shot. This 
t_.i-me delay is set to approximately 1/2 second ·-whlch gives 
the power su.pply more than enough t:ime t.o s·ettl'.e. 
I i 
The 16 -address lines and :a.---b,it ·data ·bu_s al_,low t,he . . . . . 
. m·i.c.rop_.r-oce-s .. sor· ·to access the rnem.or:ies an:d PIAs. Th~-
r·a:nd-c>m acoe·3~ ·memory is impleme.nted :with a 6264 Bk by '8 
CMOS RAM:_._ ::si,nce the 6264 is CMOS,. l·t·s _power requirerne.nts 
a··re ·1ow: and the Bk byte.s. ·Provi·de more than en.ough memo~y 
The read only memory is implemented with. 
a 27C64 8k by 8 CMOS ROM~ Again, ·th:i·s _d:evi.ce has l:ow.· 
·:wi-th 65C22 CMOS PI\t\!3. These Pl As are :fr·orn, ·t.he same f ami:ly 
as the .65:C-0·2- ·and: therefore in:terf.ace: easily to the 
-Again; oe:Ln_g ·cMOS, these devioes draw I.,ittle 
I.n: orde.r t·o :ac:c:~es.:s: t.he PIA and it/s a·vailable 
·regi.ster·s :appear as random ac·.cess :-melllo.ry. 1.-0.cations tc) t·he 
,I 
ports, read and write data to the :ports, .an:d: o.o.n.t-r.o.l. the 
handshaking lines. 
The 65C02 processor has 16 address lines and can 
therefore access up 64k memory locations. The RAM and ROM 
both have Bk memory locations and the PIA only 16. 
So that the RAM, ROM, 
e:ach device must occupy 
uniquely accessed, 
own address space with respect 
Therefore, the block decoder 
.divide~ the memory spac~ of the microprocessor into eight 
-B·k blocks.~ One. of tbe-·Se· blocks is further divided into-
eight lk- sub:~block·s: .. ·A·s .a. result, seven Bk blocks are 
,. - .... - . ·. ' ' . ' .· .. 
availaole f:qr .RAM and ROM:., .an·d e .. ight. Ik blocks a:1:~e-
·.a·vq;ilap __le for PIAs .· T-.o c··arry ou:t: t.h·is· func-t·i-on, the b·lo:ck· 
. . 
<iecqger :is itnP·l:emen:t.ed with 74;138- 1-of--8. decoders. 
e·ria·ble i:rt:.puter, -and :a de.coded outputs:. 
e:n·clb:l.·ed,. one: ·of th.e 8 :outputs will b.e :1:ow .and t.he, :·ct.bet· 7 
T-h·e lo.w .output .is- c-ho.~.:en· PY th.e 3-bit ~ .. . .. . 
b.ftia:ry.: s·-.elect 1·n.pu,t. ·1-f. the, ·d.ev·ice. f s not :en~·pl·ed:, al.i 8-
.o:irtputs wi.1.1. ·be.- .hi=gh. The enabl·e·, inpu.ts· of t:h.e :7,4:138 :can 
sign.a.ls 
. . . . . . . 
. , 
:dEtr.:l .. v~Q from the rnicroproc:.essor to meet th·e: va.ri·ous: tim_i:ng 
j:·eqµii:e.me.n~·s imposed by other .devices. 
fu·rther iti ·-the follow.i.ng s:ecti·ons . 
:s.e,lect:i :in:ptlt . . l.S .. co.nn·ec.t·.ed. to: the :3: mcYst :$j.gni.ti.·c-a:p:.t 
.·, 
,. 
address bits (A13, A14, A15) of the processor. In this 
way, eight separate devices are enabled corresponding to 
the eight Bk blocks of memory in the processor. 
To further divide one of the. Bk blocks into eight lk 
I 
b:l.ocks, another 74HC138 is us:e··d. ·Thi.s device is enabled 
·b_y t,he first 74HC138 and the 3-bit b.i .. nary select input i.3_ 
d:r.iv·en b·y the next three significant: a.ddress lines (AlO, 
The block assignm·ent is shown in the mem·o·.ry 
As will be discu_,_ssed in· ~.ecti·on -5:. ·7·, 
·the:re a·re :s·pec.i.f ic memory loc:at_:Lons ·w_n:i,c}J: ·the .prclcess·or 
These memory 
Therefore, the· RAM is_ pl·ac-ed- in the bott:om. -8k 
bl-:o·c:k-.:-. ·T:be, r.·:JAs --~~Y be placed. i::n .any ·of· the si:x .rema.inin.g 
·b.l:oc·ks, 
·.' .... -.. ·.... . . . ' . 
·To k·e~p the .pot·t.om. si.Jt ·blocks conti:gu .. ou.s for· 
. fu.:ture RAM 
-. . . . . . . .. .. . . .. 
. . . ..... . . .. 
expgJl:$·+-Qn·, 
be·l·o.w· the ROM. 
'Even. th:_oij,gb. ·t.h¢-!t;·e is ~c)b)i1 f ·o·,r seve:n ,:8Jt memor'i,e.s a:n:d-: 
:e,tght :pl:As·, or:Ll.y a:n-e RAM. a::tlq on..e ·.ROM ·are: c·ur,r.e·ntl,Y :used--, 
A.ls:9, ·on..l··y on.~. -PI)\ i.:s nee-ded. to interface: t.o the recei·v~r ,.: 
.....---, . 
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5.2 MICROPROCESSOR AND BLOCK SELECT TIMING 
In the microcomputer, the processor interfaces with 
three types of devices; RAM, ROM, and PIAs. These devices 
are similar in that they all appear as blocks of memory to 
the processor. The RAM and PIAs are read/write memory and 
the ROM is read only memory. These devices are interfaced 
to the processor through three basic sets of signals; the 
chip selects, address lines, and data lines. To allow the 
devices to function properly, there are strict timing 
requirements which are met by these signals. This section 
details the timing requirements of the 65C02 
microprocessor, and the block select signals generated by 
the block decoder. 
Figure 5-5 shows the timing diagram, from [l], for 
the microprocessor. All signals on the address and data 
lines are referenced to ~2. This reference signal • 15 
generated by the processor from the ~O clock input, and is 
in phase with that input. 
When the processor presents an address on the address 
lines, the information becom~alid on the negative 
transition of ~2 and stays valid until the next negative 
transition. The delay be·tween 02 and a valid address is 
referred to as the address delay time and is labelled as 
72 
tAD in figure 5-5. The delay between 02 and the address 
becoming invalid is referred to as the address hold time 
and is labelled tAH. Guaranteed values for these two 
delays are defined in the processor timing specifications, 
also shown in figure 5-5.( 
When d.ata is read from a device, the data is latched 
b::y the p:ro·cessor on the same negative transition of ~2 
whid-h terminates the v·a:lid address. The proce-s:sor p.la.c:es. 
tw.o restricti·on.s ·on when valid data must be niade availab.le, 
by the device being read . [irst, the data m.ust be -valid 
. for a length of time bef·.o-r·e the ~2 transition. 
:r-taf:e·rr-ed to as t-he re.ad data setU.'P time and is labelle,d:. 
ti·m.e af t.e.r the {l'2 trans_i tion. 
te:tr~ ·da:ta 'hold time. a·n_d is labelled tDHR. 
·ur1til -t::he: f-oll.owing negative t.ransi tion. Th.e: ife,-1.ay 
inval:i.d· a···a,t.a is re:fer.re:d t.o af;>. th~ wr·fte dat_a hol:d time 
Guar~n:teed v-alttes f:-or ·the-se delays 
:~·+¢, also provide.d in t.he processo.:r tJ~rni:n·g: -~ip·eci.·f·i:c.ations. 
When the p.ro·ces_sor reads and w:rit·e.s to -other de.vi.oes. ., 
t_he timing o·f, the devices is typ_i-ca:l.ly ref·er.e·nced t·o ·th·eir 







































SYMBOL MIN MAX SYMBOL MIN MAX UNITS 
z 
C) t PL,t PH 460 toHR 10 
nS 
0 
-)> t R .t F 
25 toow 30 nS 
(;") 
:::0 t AD 225 toHW 20 
nS 
> ~ tAH 20 t 138 TYP 18 35 nS 
tosR 100 
nS 
oh.ill enable signals. To satisfy the various timing 
requirements of different devices, there are two types of 
block select signals which can be generated by the 74138s 
to drive the chip enables. The first type is generated by 
t:ving the 74138 enables active. This way, the block 
:~tel.eqt ~:ignals go, low during the entire vali·d address 
J.nt~rval. This is shown as the outside block select pulse 
ip: figure 5-5 an:.d is. referred to as a LONG BLOCK' SELECT 
pulse. The l·o·~g- bilock select Pll:lJs:.e is de·la..Ste,d :·from the 
a.cid:r·e.s.s by the propagati.·on de1.ay of the 7 4138. Thi.s .de,lay 
is refe~red to as t138. T.he second typ.e of· b:lo.c:k s.e.l.ec:t 
·s::L.gna,l .is generated by enabling the 74138 W:i-th 02·. Th:is 
way,. t.he· 'block select again pul.ses l.ow du·r_ing t.h~. vali:d 
a-ddress i:n·t.erv.al , Thi,p 
t . . 
·1s 
:sh·own as the inside block: ~:elect· pul:se .. and _i·s . .refer:re·q t.9 
-0.'2 by t138. 
·t::i,m··ing requireme:t1t·$ is the- pro:pagation delay of th~ 74138 .. 
·r:h·:e 74138 is .. av·gilabl.e. ·i:n- ·ma.:ny.· d.if.·ferent tec·hno·logi~s ·suc:h,, 
a:s: a:tand~rd· TTL., l.ow. po.wer TT·L_,,, low pow~r schot"tky ·rT·L,, 
:All ha:ve different. specif;i.ca·t<i,ons, 
following sectiq~.-$:-, t1;3·8 .is considered: $$ :a v.ariable:.. ·1,n 
76 
741:38. is qh~s.e-n. 
6.3 ROM TIMING 
The 27C64 ROM is accessed via the following sequence. 
The processor enables the device via a bl9ck select and 
presents it with an address of the location to be read. 
.Afte:r a delay, the ROM returns the valid cl-~ta. The d:e.:l a)" 
f'r.om the time that valid address • present to tb·e a 1S 
return of· -valid data, -is referred to as the ADDRESS DA·TA. 
DELAY TIME. The cie:l.ay from a chip enable to v:alid data i-s 
referred to ~-~ :th.e ENABLE DATA DELAY TIME. The delay fr.om. 
either· t:h:e oh.·1.p e:nable or the address becoming invalid ·to 
t.'.h~ :da·t.-ci becoming inv.al.id is referred: ·to as the DA.TA :HOI,D 
t:h:es.e :th·ree parameters are shown c1s, tDDA ,: t·:n··.D--c··., .... c:) 
.. 
:re:~_p¢ct .. i\(ely.. tDDA and tDDC -ar:e spec·if·ied t,a h-ave· ;m.·a:x.imum 
t i:1n.-e: .Q.:f the ROM .. 
5·.·3 ..... 1-. MEE-Tl.NG THE· "PROCESSOR DATA ·sE·T:Up· TIME:· 
. . . . ' . . ., .. -.- . . . . - . . 
. -... ' -
. . . . . -. ' . . ' . 
.• . - . . ' . .. . 
..- . ·. 
b:e: vali-·d 
• ... · ...... . 
·Th,eref.·o·re: . 
. . .. . . . . . . . 
. .. ,. 
v:a:l:.:id 'dc~ft..~ ·can_ ~J?pear· as. l.a:te '=t$ ·tA_ca·. ·c;tf ter the l::at·e.r O:-f 


























3:: SYMBOL MIN MAX UNITS 
tooc tAcc nS 
tooA tAcc nS 
toH 0 nS 
from the address by the block decoder, the active chip 
enable will always occur after the valid address. 
Therefore, the falling edge of the chip enable controls 
how fast valid data is returned to the processor. 
Referring to the miqroprocessor timing of figure 5-5, 
when the chip enable is a long block select, the delay 
between the first falling edge of ~2 and the second 
falling edge ·of .~·2 is tPL+tR+tPH+tF. Re·f·erring to figures 
.:5·-5 and 5-6 ,. the del·BY between the first falling edge of 
~2 and vali4 read data is tAD+t138+tDDC. The data setup 
·time is found by subtracting the two expreBsions to yield 
tPL.+tR+tPfl+.tF·--(tAD+t138+tDDC) or tPL·+:t.R+t·PHttF~·tAD-t138-
The f:a:ct th.at the dat'a setu·p t_ime must be greater 
·4i6'0;+().+:·4.·60+()--.2:'2:5~tl:~·a-tAC'C, .> .1·.0··o ·nS:: (lt:QN;. 5-2): 
't.1.38+tAC.C < .59.5 n.S. (EQN· .. 5 ..... 3.J 
W·herefore, for a. long .b.lo.c-k :~el.te:ct, t.be ac.ce·ss t·ime of the 
.. 
. ROM plus the ·7.:4:·13·a· :P.;r·op·aga.t·io:n .d.e,la·:v inµs,t be le·ss tha·n 595 
nS to meet the data setup time imposed by the 
microprocessor. 
When the chip enable of the ROM is a short block 
select, referring to figure 5-5, the delay between the 
rising edge of 02 and the falling edge of ~2 is tPH+tF. 
Referring to figures 5-5 and 5-6, the delay between the 
rising edge of ~2 and valid read data is t138+tDDC. The 
data setup time • 1S found by subtracting the two 
expressions to yield tPH+tF-(t138+tDDC) or tPH+tF-t138-
tDDC. The fact that the data setup time must be greater 
than 100 nS yields equation 5-4. 
tPH+tF-t138-tDDC > 100 nS (EQN. 5-4) 
The appropriate values are inserted for worst case 
conditions resulting in equations 5-5 and 5-6. 
460+0-t138-tACC > 100 nS 
t138+tACC < 360 nS 
(EQN. 5-5) 
(EQN. 5-6) 
Therefore, for a short block select, the ROM access time 
plus the 74138 propagation delay must be less than 360 nS to 
meet the data setup time imposed by the processor. 
5.3.2 MEETING THE PROCESSOR DATA HOLD TIME 
79 
G 
As shown in figure 5-6, the ROM holds read data valid 
for a period of tDH after the end of the read operation. 
The read ends when either the address changes or the chip 
enable goes high, whichever occurs first. 
If the chip enable is a long block select, the chip 
enable will return high after the address change and 
therefore, the transition from valid address to invalid 
address terminates the read operation. Referring to 
figure 5-5, the address is held valid for a period of tAH 
after the falling edge of ~2. This delay is guaranteed to 
be at least 20 nS. Since data only needs to be held for 
10 nS after the falling edge of 02, the data hold time \, 
imposed by the processor is satisfied for the long block 
select. 
If the chip enable is a short block select, the chip 
enable goes high t138 after the falling edge of ~2. Since 
tAH has a minimum value of 20 nS, and t138 is variable, 
either the address or the chip enable can terminate the 
read operation. The chip enable, however, has the 
potential to terminate the read the earliest. Referring 
to figures 5-5 and 5-6, the delay between the falling edge 
of ~2 and invalid data is t138+tDH. This must be greater 
than the mimimum value of tDHR yielding equation 5-7. 
tl38+tDH > 10 nS (EQN. 5-7) 
( 80 
Inserting the minimum value for tDH yields equations 5~:8 
and 5-9. 
,t138+0 > 1·0 nS 
t138 > 10 nS 
(EQN. 5-8) 
(EQN. 5-9) 
Therefore,, the propagation: :'d~l.ay· of··. the 7·4H:C.138 .·mua.t be 
greate_r 
.. 
than 10 nS to mee.t the. -da:t.a hold: t.ime irnpo~ed: b ·y • .. 
t:be processor f'or a s.:h:ort block: s,e.I.ec·t· .. 
.. 5 .-.4 RAM TIMI .. NG 
The .s2·s.4 =RAM· is accessed in tl·i°o.: d~t·::e,.e:r..ent -ways . 
. 
F·irst, as: ,w·i.th the ROM, the proce.~:.s.or- can r~·~:d t:he RAM by 
enabling: the device with a bl·o.c'.k s·elect and :pre:senting an 
. . 
. . . 
address: of the. location ·t:o .. be ·read. 
delay time: .. 
. ' 
·respecti vel:, :r·abe.·'.1.1,e.d ~~- -t-DDA· .a,nd tD.IlC-: in. f i.g.ur.e :5~/t:,: :f .. rom 
[.2:.J... ,.A-ls:o ,. two· data: l}old t:ime.s are- shp.wn in t·he ,f.i:.g.ure:,. 
·rhe, ·d·e:lay -:f-~om ·the:- end· o.f·· :a :y_al.i.d, a.ddress to :w:he_n: .d:a.t-:~ 
·be:c.o.me5 ·f.:nv&·l,id is l~be1.·1ed t··DHA. and the delay -be·.tween- the 



























• SYMBOL MIN MAX UNITS 
> ~ tooA tAcc nS 
tooc t ACC nS 
tAH 5 nS 
toHA 10 nS 
toHC 0 35 nS 
tAs 0 I nS 
tosw 40 nS 




Unlike the ROM, the RAM can also be written to. To 
do this, the processor enables the RAM, and presents the 
address of the location and the data that is to be written 
to it. There are certain timing requirements which must 
be: met by the processor and block decoder when writing to 
the RAM. A write period occurs during the overlap of the 
chip enable and write enable pulses. The RAM actually 
latches the data at the end of this period. The write· 
data must be valid for a period of time betor~ it is 
latched. This i~ referred to as the WRITE DATA SETUP TIME 
and is labelled tDSW in figure 5-7. The data must also 
.stay valid for a period of time -after the latch~ T.hi.-s· i ·s: ' ' .- -. - ; ,,• 
ref erred to as the WRl'rE: ]).ATA .. HO.LD TI·ME -an·d: is l.abe1·1e.d 
tDH,W' ·1.-rt f:igure 5-7. 
5 ... 4.~ l .·MEE:T:ING: THE :PROCESSOR DAT-A SETUP. T·IME 
f.ac-t .. , the :.RAM operates identicall.y t-o the ROM in this 
The RAM returns valid -data e··i ther tDDC: ·:after the 
chip enable or tDDA -af'ter t:he va·lid .· .. address·:r 
Lik.e the ROM, when: t·he :RAM is en·able:d by-- -.a ~ton~ block 
·-s.el·ect-




:propagation delay must be less than 596 nS. When the RAM 
is enabled by a short block select, the access time plus 
the 74138 delay must be less than 360 nS . 
5.4.,2 MEETING THE PROCESSOR DATA HOLD TIME 
T.he read data hold specifications for the RAM are 
·aI:so· 'the same as those for the ROM. Referring to figure 
.5~7 ,: The RAM holds data for a period of tDHA after the 
c·hange_ of addre·s·-s o·r .:f o·r a period of tDH:C after the chip 
... 
enable, whichev,er .oqcU·rs first. The minimum value for 
tDHA is 10 nS, and f:or tDHC, 0 nS .. ·t·hi s means that data 
can be ..c·om·e: .i:nvalid a$ soon as the chip: enable go¢s 'high. 
'If t:he chip enable i-s a long block select, the ch·ip 
enable r.etur,11s high after the. address change. Therefore, 
the d·a.-t.a. is valid: at. lea-!:tt up to the address change. 
S'ince the, addresf1 change does not take :_p.l&ce u.ntil at 
least 120. .nS. ~fter· the ·f·a·11±ng eQSe of ~2·, p.pd: t:he data 
onl.:Y :ha--s to be v&·l_i·o. f·or 10 nS after the. f¢1.-.:t:11ng edge of 
:02 ,: t.·h-~ ·da.ta h·o.ld tinte imposed by the processor .i.s 
··s.ati.sri·,ed. 
1:·t '.the: ohi.p· en~b.le i,s a .s··hort· .:b::lock. s:·E:,·lect,: th.e· chi.p 
e·nab-l~ ~et-urn.s ·h·.igh :t·13·8 :a·ft.e·r.· th<~ f all:ing: ed:ge ctf ~2· :an·d 
.data is valid f·or :a _per·io.d of. t13.:8+tDHC ... A.·.,s· .wi·t·h :th.e ROM . . . . ·' 
:") 




5.4.3 MEETING THE RAM ADDRESS SETUP TIME 
As previously mentioned, the RAM write period occurs 
during the overlap of the chip enable and the write 
enable. The delay between the address becoming valid and 
the start of the write period is referred to as the 
ADDRESS SETUP TIME. This is labelled tAS in figure 5-7 
' 
and has a minimum value of O nS. 
Since the write enable is driven by t·=h·e read/write 
l:i:rte· of the-. _:processor and the read/write signal an.d 
address exhibit the same timing, the write enable p.u.lse 
will also coinci·de with th·e address. The chip select-. .is·, 
·cre,ated by t·.h.e block decoder from t.he address -s=o • ... the 
f'allin·_g ·e·dg.e :o:f ·the chip select always starts t)he· write 
~'.th-is .a:iso means that the address ·setup: time is 
,'',,' -·· -1·. equ.a t:o the- :pr.opagation delay of the 74138. Sir1ce the. ... '. 
.address setup ti.me: .mu:~t. only be greater tha:n .O 
1:--equirement is .. sa:t=:i,s:f·ied.. 
5 .. 4, .. ·4. MEETI'NG: 'THE RAM. DATA SETUP' T:IME 
.· .· . . . . ' . - - .·.. .. .. . . .. . . ..... · - .. · .·: .. - . _· .. ·. . 
Si,r1c.e t.he w-rite ,perio·d. is the. ove.rl:a.p :o'f. ·t'l'1e -~r·.i·te 
e·Jtab·1e· puls:e, and th:e th.e :cbi:p· epS:'b:le ,. ·the :.writ·e encis =On 
If the ch.~p 
a_·s. 
will occur t138 after the address change. Therefore, the 
write enable will terminate the write period. Referring 
to figure 5-5, the period of time from valid write data to 
the rising edge of the write enable is tPH+tF+tAH-tDDW . 
• 
Referring to tDSW of figure 5-7, this expression must be 
greater than 40 nS yielding equation 5-10. 
--
tPH+tF+tAH-tDDW > 40 nS (EQN. 5-10) 
Inserting values into the expression for worst case 
conditions yields equations 5-11 and 5-12. 
460+0+20-30 > 40 nS 
450 nS > 40 nS 
(EQN. 5-11) 
(EQN. 5-12) 
Therefore, the write data setup time requirement of the 
RAM is met for the long block select. 
If the chip enable is a short block select, the end 
of the chip enable will occur t138 after the falling edge 
of 02. Referring to figure 5-5, since t138 is variable, 
and tAH has a minimum of 20 nS, both the write enable and 
the chip enable have the potential to terminate the write 
period. The chip enable, .however, is capable of 
terminating it the earliest. Therefore, referring to 
figure 5-5, the period of time from valid write data to 
86 
the rising edge of the chip enable is tPH+tF+t138-tDDW. 
Referring to tDSW of figure 5-7, this expression must be 
greater than 40 nS yielding equation 5-13. 
t:PH+tF+t138-tDDW > 40 ·ns· (EQN. 5-13) 
Inserting values into the- • expression for worst case 
conditions yields equations 5-14 and 5-15. 
460+0+t138-30 > 40 n·s: (EQN. 5--l.4:} 
tl:38 > -390 n·S: (EQN. 5-15} 
:5-. ·4 .... :5 ... MEET'IN.G: THE RAM. DATA 'HOLD T:l:.ME 
e.nable i·s. ·trre long b-l·ock.· se:lec.t:,, t.h:e: w.r.-::i:te pE:1r.:i;.od: wi-l .. J. ·oe.c 
termina-ted. ·b·y t-he· wr-·i·te en.ab-le::. 
figure 5--7 ,- -tlte- proc-esso:r::- 'ln_u-st hold the .wrft_e: d·at;a yali·d 
f-o·r a- :·per,i:o.d: of tDHW after the rea,d=/w.rite ·tran:sition .. 
lJ.s=:i·r).,g t-h:e ·f--al:1:i.ng .e.d_g_e of ~2 in f i_g\ir:e ::5: __ -5 as a ref:¢:rrenoe.·, 
t,he- amoui1t o·f- ·t·i·me that data i.s .h:'elil :i::s tDHW-tAH:. This 
yf._e.ldi11g equ:at:io:r1 :5.~1s .. 
tDHW-tAH > 0 nS (EQN. 5-16) 
Inserting the minimum value of tDHW for worst case 
conditions yields equations 5-17 and 5-18. 
20-tAH > 0 nS 
tAH < 20 nS 
(EQN. 5-17) 
(EQN. 5-18) 
Referring to figure 5-5, the minimum specified value for 
tAH is 20 nS so therefore the long block select line can 
NOT be used as the chip enable for the RAM. 
As previously discussed, if the RAM chip enable • 1S 
a short block select, both the write enable and the chip 
enable have the potential to terminate the write period. 
Since there is no maximum value specified for the delay 
between the falling edge of ~2 and the end of the write 
enable (tAH in figure 5-5), the chip enable provides the 
latest specified termination for the write period. Again, 
using the falling edge of 02 in figure 5-5 as a reference, 
the amount of time that data is held in this case is tDHW-
t138. This expression must be greater than the minimum 
value of tDHW yielding equation 5-19. 
tDHW-t138 > 0 nS (EQN. 5-19) 
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·inserting the minimum value of tDHW for worst case 
conditions yields equations 5-20 and 5-21. 
20-t138 > O nS 
t138 < ·20· nS 
(EQN. 5-20) 
(EQN. 5-21) 
2.0 :nS t··o meet the dat: ..a hold time of. t.he RAM .. a 
5 . 5 PIA TIM'IN.G 
.The ·PIA i·s ,accessed by the pro·ce~so .. r in t:h-e s.ame 
trtariri'e:r 'a:g.: t:.he .RAM: .• 
. . . . . 
Since. t:he PIA and the: prooe·$:sor are 
th.e they interface· wit·h:out . . . . . all the 
. 
:ti-ming. concer·ns th.at exi.et ·With t.h.e ·R.Oli and RAM.- The ortl.y 
timing wht·ch mu·s·t b·e verified is t:h,e chi.P e::r1able.. A~; 
s:bown in· figure :5-8:,. from [ 1], th.~ .. oh·ip enij·bl.e· mtlst g .. o :low 
·tAC. .bef :o.re t·he r·is ing edge of :~2 .. .rr·hi.s :.f s re··fe .. r.red to .. as 
. . .. . . . . . . 
:the .chiJ? en:able setup ti.roe. . Also·, the q:hip enable must· 
s~ta:v· va.lid :f·or tCA .after ·t.he. f.a.l_ li. ·n .. g·. d · · of n2. J e ... ge ~ 




































t DCW tHW 
SYMBOL MIN MAX UNITS 
tAc 160 nS 
tcA 0 nS 
tcoR 320 nS 
tHR 10 nS 
tocw 195 nS 
tHW 10 nS 
used, the chip enable will go low tR+tPL-tAD nS before the 
rising edge of ~2. This expression must be greater than 
the minimum value of tAC yielding equation 5-22. 
tR+tPL-tAD > 160 nS (EQN. 5-22) 
Inserting the appropriate values for worst case conditions 
yields equations 5-23 and 5-24. 
0+460-225 > 160 nS 
235 nS > 160 nS 
(EQN. 5-23) 
(EQN. 5-24) 
Therefore, for a long block select, the PIA chip enable 
setup time is met. 
Referring to figure 5-5, if a short block select is 
used, the chip enable will go low AFTER the rising edge of 
02 so therefore, the PIA chip enable setup time is NOT 
met. 
5.5.2 MEETING THE PIA CHIP ENABLE HOLD TIME 
Referring to figure 5-5, for a long block select, the 
chip enable will end tAH+tl38 after the falling edge of 
~2. This • expression must be greater than the • • m1n1mum 
value of tCA yielding equation 5-25. 
91 
tAH+tl 38 > O· ;ri.S: (EQN. 5-25) 
Inserting the appropriate values for worst case conditions 
yields equations 5-26 and 5-27 . 
. 2o+tl 38 > o ·nS' (EQN. 5-26) 
T·herefore, the PIA ,c·h:ip enable hol.d t·irn,e ·is met ·for the: 
.. 
:long block se::l .. eo.t, i.rregardless of t13.8. Th·e short block 
select is not considered the previous section shows that 
it cannot be used . 
. 5 .. 6 TIMING CON.C.L·US·I.O·NS· 
Figure 5-9 s.h:ow.s the result:s· <Jf: t.he previous sect.i·on:"s 
.i-11 tabular form. 
.. . ,· 
The table summar.1:·z.e:.g the requirernent·s . 
.i.mposed upon tl38.: by the various .s·.peci.fi.c.ations discussed. 
:A .dash entry m.ea.ns that the:re l.s no. .reJ3:t·.riction a·nd an X 
mea.ns t.hat.: th:~ ,specif icatio:h .q:at'1nbt: be ·iii-et. Th.e .. first. and 
··The t:hir·d· colum.n .sbo·ws what the specif'.icat·i·on is':.. The 
.. 
t -138 f ·1· ·b- 1· · -k:. ··- --·1 - t- d s--•-h--·-_o_-r--·-_t:_-_- .-.b--_-·1· __ ·0· __ -_c_·_-_ik_: __ : ·s·_;e· ___ ·1e .. ·c_ t_s __ ·., ·- __ -_ •·-· , -. - 0:.1: :_o:n'g' · :o·o: _, $:e -ec s an 
-Eiamini:n-g· ~ho~t ·blodk select 
. · .. •,.: ... ,. ,·· -...... · . ··, . 
·Col·umn. 
- - . --- .. - . _, the RAM 
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requires that t138 be between 10 and 20 nS~ ·1t is 
difficult, if not impossible, to get a device that 
guarantees this propagation delay. Also, the ROM requires 
that tl38 be greater than 10 nS. Guaranteed mimimum 
delays are also hard to find. 
to use the long block select. 
Therefore, it is desirable 
third 
Examining the long block select column, the first and 
entries state that tACC plus t138 must be less than 
595 nS. ·This is a very loose requirem.~_nt· and is ea~il.Y 
met wi .. th ROM and RAM access times of 300 nS. The la-st. 
entry, however, says that the write data hold time fbr th~ 
RAM is not met. S::ince, t:his is the only pr·opl.em wi·th using: 
the long bldbk select, the p.o·s:sibi.li.ty ·of' -~ sol:ution . . l.S 
The prob,Iem ·only t):ccur's when tr-y.i:rig t.o wri··t~ ·da.ta· ·t-o: · 
. . . 
t'.he RAM. :Re·fa·rring to. f.igure ·5·-1., t:he w.rite period must 
e-nd tI>.HW· be-:;f{:>re the :eJ1d of· va-li.d w:r:i te ·ci~ta ··from the 
~r-o.ce s ~or . Since tDH'W has a- m.i.n:fmurn val·u.e ·of b 1:i.S•, ·the 
w:r,ite p.e:r·iod must end. :o·n or bef·.or·e th·e end· of valid: ·w:tite 
:R'ef:er~ing to figure 5-5 ., when a long bl.ock s·.~<le:ct 
::i.s us. .. ed to epabl.e the RAM, the, write :pe.riod does not 
necesarrily end b.·ef.o-re the en·d· of val.:i:d wr-ite -d:at·.a.. .Ir, 
then th-e_: w.:rit·.e. ~~ri-od. will ~Ild tDHW,. o·r at le:ast. 2.·o n.s:,, 
:bef.o.re ·t·he. e·n;d. o:f vali:d: writ·e d:a·t··a.. T-hi.s s:hou-ld :o.nl:y: t.a'lt.e 
., 
place during a write operation so ~2 is gated with the 
processor R/W signal. The enable wants.to be high during 
a read operation when R/W is high, and wants to follow ~2 
during a write operation when R/W is low. Therefore, R/W 
an.d 02 are ORed together to create the enable to drive the 
(}S2 input of the RAM . This gate cannot pro.vid-e: more -p:h:cl·fi:-
. a ·-2:0 n:s -d·.el-ay -so therefore, a 7 4LS32 is u-s .. ed·: t:·3] _ .. 
·rhe ·-f:i:na:.l block decoder conf igurati.on. i·s: s:·how.n :i;n. t:ne 
:schematics o.f: figures 5-2 an·d 5~3. The 7.41:38~ do not have 
.. 
·t.o be very f-a.st: :so ther-e-fore., 74HC138 CMOS. devices are-
[ ·4· J , ... 
1 • ' ·-
long block se:le.c·t used, all 
·14HC13.8 en-abl,e:s are t·i:e·d active. 
·by the ·LS138· to pr_o·d.uce the extra: .RAM- ohi:P e·nable ~-i-gnal, 
RWEN. 
reqµtre·oren:ts ate met. 
.9
···.·,_•5·.· .... 
. . . 
~-
:e.. CONCLUSION 
The digital section of the cable information 
downloading system, consisting of encoder, decoder, and 
microcomputer has been demonstrated. Test data has been 
transmitted at a rate of 1 million bits per second to a 
s.e,t of two prototype receivers using a Commodore C-128 
computer as the head-end controller. Very low data error 
rates have been experienced, and every error has been 
caught, ·by the error detection method employed by the 
rec:eiver. 
The rrext s·tep i:n, the CIDS project is 'to design and 
te-:st t,he modulator· and demodulator. Th.e.s.-e devices will 
re·lta:bly transmit the informat·i·on over t·he cab·le network 
from ~needer to decoder. FGr compatibility with standard 
CATV ha:tdw-are, the trans·m.itted signal will fit into a 
s.tctnda·r·d· video channel. 
.h·.·,_· __ ·· 
. •.8-:S· 
Fu-rthe·-r·· research a-nd wor:k -c~,ou-_ld ·al~p be: :pe·rformed on 
-be:en circuit · ···1· 1 W1-' 
' ... ' . 
noise: 
·F.u.rt-her- anq.l_ysi-s o:f the loop 
of: ·-th:e,_. J~:·e.c.e.i·v-e·r s.ta_y,i,n·g· .stable. :d_u_r·:±J1_g short 




is a low cost, low power system which is readily 
manufacturable. For further cost reduction and 
reliability, the CIDS receiver can be integrated using 
semi-custom CMOS technology. If put into use, the CIDS 
can greatly expand the featur~s and functionality of the 
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